Oxygen-insertion Technology for CMOS Performance Enhancement by Zhang, Xi
UC Berkeley
UC Berkeley Electronic Theses and Dissertations
Title
Oxygen-insertion Technology for CMOS Performance Enhancement
Permalink
https://escholarship.org/uc/item/2d46r42j
Author
Zhang, Xi
Publication Date
2019
 
Peer reviewed|Thesis/dissertation
eScholarship.org Powered by the California Digital Library
University of California
Oxygen-insertion Technology for CMOS Performance Enhancement
by
Xi Zhang
A dissertation submitted in partial satisfaction of the
requirements for the degree of
Doctor of Philosophy
in
Engineering - Electrical Engineering and Computer Sciences
in the
Graduate Division
of the
University of California, Berkeley
Committee in charge:
Professor Tsu-Jae King Liu, Chair
Professor Vivek Subramanian
Professor Junqiao Wu
Fall 2019
Oxygen-insertion Technology for CMOS Performance Enhancement
Copyright 2019
by
Xi Zhang
1Abstract
Oxygen-insertion Technology for CMOS Performance Enhancement
by
Xi Zhang
Doctor of Philosophy in Engineering - Electrical Engineering and Computer Sciences
University of California, Berkeley
Professor Tsu-Jae King Liu, Chair
Until 2003, the semiconductor industry followed Dennard scaling rules to improve comple-
mentary metal-oxide-semiconductor (CMOS) transistor performance. However, performance
gains with further reductions in transistor gate length are limited by physical effects that do
not scale commensurately with device dimensions: short-channel effects (SCE) due to gate-
leakage-limited gate-oxide thickness scaling, channel mobility degradation due to enhanced
vertical electric fields, increased parasitic resistances due to reductions in source/drain (S/D)
contact area, and increased variability in transistor performance due to random dopant fluc-
tuation (RDF) effects and gate work function variations (WFV). These emerging scaling
issues, together with increased process complexity and cost, pose severe challenges to main-
taining the exponential scaling of transistor dimensions. This dissertation discusses the
benefits of oxygen-insertion (OI) technology, a CMOS performance booster, for overcoming
these challenges.
The benefit of OI technology to mitigate the increase in sheet resistance (Rsh) with de-
creasing junction depth (XJ) for ultra-shallow-junctions (USJs) relevant for deep-sub-micron
planar CMOS transistors is assessed through the fabrication of Rsh test structures, electrical
characterization, and technology computer-aided design (TCAD) simulations. Experimen-
tal and secondary ion mass spectroscopy (SIMS) analyses indicate that OI technology can
facilitate low-resistivity USJ formation by reducing Rsh and XJ , due to retarded transient-
enhanced-diffusion (TED) effects and enhanced dopant retention during post-implantation
thermal annealing. It is also shown that a low-temperature-oxide (LTO) capping can in-
crease Rsh unfavorably due to lower dopant activation levels, which can be alleviated by OI
technology.
This dissertation extends the evaluation of OI technology to advanced FinFET technol-
ogy, targeting 7/8-nm low power technology node. A bulk-Si FinFET design comprising
a super-steep retrograde (SSR) fin channel doping profile achievable with OI technology is
studied by three-dimensional (3-D) TCAD simulations. As compared with the conventional
bulk-Si (control) FinFET design with a heavily-doped fin channel doping profile, SSR Fin-
FETs can achieve higher Ion/Ioff ratios and reduce the sensitivity of device performance to
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variations due to the lightly doped fin channel. As compared with the SOI FinFET design,
SSR FinFETs can achieve similarly low VDD,min for 6T-SRAM cell yield estimation. Both
SSR and SOI design can provide for as much as 100 mV reduction in VDD,min compared with
the control FinFET design. Overall, the SSR FinFET design that can be achieved with OI
technology is demonstrated to be a cheaper alternative to the SOI FinFET technology for
extending CMOS scaling beyond the 10-nm node.
Finally, this dissertation investigates the benefits of OI technology for reducing the Schot-
tky barrier height (ΦBp) of a Pt/Ti/p-type Si metal-semiconductor (M/S) contact, which
can be expected to help reduce the specific contact resistivity for a p-type silicon contact.
Electrical measurements of back-to-back Schottky diodes, SIMS, and X-ray photoelectron
spectroscopy (XPS) show that the reduction in ΦBp is associated with enhanced Ti 2p and
Si 2p core energy level shifts. OI technology is shown to favor low-ΦBp Pt monosilicide
formation during forming gas anneal (FGA) by suppressing the grain boundary enhanced
diffusion of Pt atoms into the crystalline Si substrate.
2
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Chapter 1 
 
Introduction 
1.1 Transistor Scaling Trend 
The transistor is arguably the most important invention of the 20th century as it has 
changed the course of history as the building block for all modern electronics. On Dec. 
16th, 1947, John Bardeen, William Shockley, and Walter Brattain at the Bell Telephone 
Laboratories built the very first “point-contact” transistor, consisting of two gold foil 
contacts contacting a germanium crystal on a metal plate [1, 2]. This device was designed 
to supersede the energy-consuming and bulky vacuum tubes. Its invention together with 
the development of integrated circuits (IC) in 1958 at Texas Instruments [3] soon ignited 
a series of technology advancements. In 1965, Gordon Moore made a famous economic 
prediction that the number of transistors per IC would increase exponentially over time 
based on his empirical observation that unit cost is falling with increasing complexity, as 
shown in Figure 1.1 [4]. Figure 1.2 shows that “Moore’s law” has been used as the roadmap 
for semiconductor companies to make faster, smaller, and cheaper transistors for the past 
five decades.  
 
 
Fig. 1.2. Doubling the number of components per IC is driven by shrinking unit cost 
(adapted from [4]). 
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Fig. 1.2. Moore’s law: the number of transistors on IC chips from 1971 to 2018 [5]. 
 
The exponential scaling of transistors is driven by the exponentially decreasing cost 
per function, which has slowed down dramatically since 2012, around the time when 22 
nm technology node went into volume production. The slowdown is attributed to 
increased process complexity and cost [6-13], as shown in Figure 1.3. 
 
Fig. 1.3. Cost per transistor is no longer decreasing (adapted from [4]). 
3  
1.2 Complementary Metal-oxide-
semiconductor (CMOS) Technology 
Figure 1.4 shows the basic structure of an N-channel metal-oxide-semiconductor field- 
effect transistor (N-MOSFET, or NFET). In NFETs, source (S) and drain (D) regions 
are n+ doped by introducing group VI atoms (arsenic, phosphorus) into Si lattice. The Si 
substrate is doped p-type by incorporating group III (boron) atoms. “N-channel” refers to 
the conducting n-type (electron-rich) pathway in the ON state: an inversion layer forms 
in the channel region with gate-to-source voltage (   ) higher than threshold voltage (  ℎ) 
and drain-to-source voltage (   ) > 0  .   ℎ is defined as the gate-to-source voltage needed 
to turn on the device. 
 
 
Fig. 1.4. (a) Cross-sectional schematic drawing of an NFET in the OFF state (    < 
  ℎ,     ≥ 0 ); (b) NFET in the ON state (    ≥   ℎ,     > 0 ). 
Figure 1.5 illustrates a P-channel MOSFET (PFET) with p+ S/D regions and an n-
type Si substrate. “P-channel” indicates the formation of a p-type (hole-rich) current 
conduction pathway in its ON state. In both NFET and PFET, drain voltage (  ) and 
gate voltage (  ) swing between 0V and    , with the source voltage (  ) tied to the 
ground (0V) and the power supply (   ) rails, respectively. Therefore, in static states, the 
PN junctions between S/D regions and the substrate are always reverse-biased and do not 
conduct forward diode current. Essentially, MOSFET can be viewed as a voltage-controlled 
switch: conducting high current (   ) when turned ON and minimal leakage current (    ) 
when turned OFF. Figure 1.6 shows MOSFET basic current-voltage (IV) characteristics. 
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Fig. 1.5. (a) Cross-sectional schematic drawing of an PFET in the OFF state (|   | < 
|  ℎ|, |   | ≥ 0 ); (b) PFET in the ON state (|   | ≥ |  ℎ|, |   | > 0 ). 
 
 
 
Fig. 1.6. Simulated transfer IV characteristics (drain current        vs. gate-to-source 
voltage    ) of (a) NFET (b) PFET. 
 
The complementary operation of n-channel and p-channel MOSFETs depicted in 
Figure 1.6 allows engineers to design complementary MOS (CMOS) circuits with low 
static power consumption. Figure 1.7 demonstrates a CMOS inverter, one of the most 
basic building blocks in modern digital IC circuits, along with the corresponding voltage 
transfer characteristic (VTC). 
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Fig. 1.7. (a) CMOS inverter, VDD stands for the power supply voltage; (b) typical VTC 
of a CMOS inverter. 
 
When the input voltage is high (VIN = VDD), the NMOS transistor is turned ON, 
and the PMOS transistor is turned OFF. This results in a current pathway between the 
output node (VOUT) and the ground, discharging the output node to 0V. Similarly, when 
VIN is 0V, the PMOS is turned ON, and the NMOS is turned OFF, charging VOUT to 
VDD. Under static conditions, no direct current pathway (except the small OFF-state 
leakage current path) exists between the power supply and ground rails, hence mitigating 
static power consumption. Hence, the switching power consumption (charging and 
discharging circuit capacitances) contributes most significantly to total power consumption. 
In general, total power consumption (      ) for CMOS circuits can be divided into two 
categories: dynamic power consumption (        ) and static power consumption (       ). 
The dependence of        on circuit parameters is given by the following equation: 
 
       =          +          =          +          +     
                    =         +        
  +                                            (1.1) 
 
Where      is the off-state leakage current,   is the switching “activity factor” (defined 
as the average percentage of circuit capacitance switched per clock cycle),   is the total 
circuit capacitance,   is the clock frequency,     is the short-circuit current spike when 
pull-up (PMOS) and pull-down (NMOS) networks are ON simultaneously due to the non-
abrupt switching slope of input voltage signal, and     is the average time duration of     
per clock cycle. 
Another important figure of merit to gauge how fast a CMOS circuit operates is the 
propagation delay (  ). It is directly related to the product of circuit capacitance ( ) and 
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transistor ON-state resistance (   ). The latter is inversely proportional to the channel 
width to length (W/L) ratio for planar MOSFETs or the number of fins for FinFETs: 
 
                                                ∝                                                   (1.2) 
 
To build faster circuits with lower power dissipation, it is desirable to reduce    and 
       simultaneously. 
CMOS power dissipation can be minimized in the following ways: (1) reducing    , 
which has a quadratic influence on         ; (2) reducing  , which slows down the circuit 
operation undesirably; (3) lowering  , which motivates the continued scaling of transistor 
dimensions as transistor capacitances contribute significantly to  ; (4) reducing  , which 
is accomplished at the logic circuit and architecture-abstraction levels, such as: slowing 
down non-critical path, power gating, parallelism and pipelining. 
To minimize the propagation delay, possible solutions are: (1) reducing circuit 
capacitances (drain diffusion capacitances, interconnect capacitances, and fan-out); (2) 
increasing    , which can be achieved by using a larger  /  ratio for planar MOSFETs 
or increasing the number of fins for FinFETs; (3) increasing    , which can reduce 
charging/discharging time of circuit capacitances by increasing the overdrive voltage (|   | 
= |    −   ℎ|). 
A design trade-off becomes evident from the above analysis. Lower     is desirable 
for lower power dissipation. One can choose a lower threshold voltage (  ℎ) value to 
compensate for the loss in transistor performance. However,   ℎ is lower-bounded by the 
requirement to minimize static power dissipation. In other words, choosing   ℎ represents a 
trade-off between static power dissipation and performance, as depicted in Figure 1.8. 
Fig. 1.8.   ℎ design tradeoff: a higher   ℎ value reduces static power dissipation but also 
slows down circuits; a lower   ℎ value improves circuit speed but results in higher static 
power dissipation. 
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Lower circuit capacitances improve both circuit power dissipation and speed, which 
is one of the major motivations behind the continued miniaturization of MOSFETs. 
 
1.3 CMOS Scaling Challenges 
Table 1.1 shows that until 2003, the semiconductor industry has been following Dennard 
scaling for three decades to improve CMOS performance [14-17]. Voltage reduction per 
generation is mandatory to avoid significant increases in power density. This indicates the 
necessity to reduce threshold voltage (Vth) in proportion to VDD reduction to maintain 
the same current over-drive (VDD - Vth) for achieving at least the same on-state current 
(Ion). However, Vth cannot be scaled arbitrarily small because of power consumption 
constraints (Ioff needs to be reasonably low to suppress passive power consumption). As a 
result, VDD reduction per generation has decreased, and the passive circuit power 
consumption has now become a dominant contributor to the overall power consumption. 
This prevents semiconductor companies from following Dennard scaling to improve 
transistor performance since the 130nm technology node [18, 19]. 
 
 
Parameter Constant field scaling Generalized scaling 
Physical dimensions: Lgate, W, 
Tox, wire pitch 1/  1/  
Body doping concentration    /  
Voltage 1/   /  
Circuit density 1/ 2 1/ 2 
Capacitance per circuit 1/  1/  
Circuit speed     
Circuit power 1/ 2  2/ 2 
Power density 1  2 
Power-delay product 1/ 2  2/ 3 
Table 1.1. CMOS scaling scenarios.   is the scaling constant, greater than 1, for device 
dimensions,   =  /  is the normalized electric field (adapted from [17]). 
 
In addition to the power density constraints [18, 20], several other scaling issues have 
emerged as the physical dimensions of CMOS transistors approach the atomic scale. These 
limitations are imposed by physical effects that do not scale commensurately with device 
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dimensions: (1) channel mobility degradation due to enhanced vertical electric fields [6, 7, 
21-23]; (2) gate leakage current due to oxide thickness scaling [24-27]; (3) short-channel  
effects [28-30]; (4) parasitic resistances and capacitances [31-34]; (5) transistor variations 
such as random dopant fluctuation effects [35-37] and gate work function variations [38- 
40]. Alternative approaches have been adopted through the years to overcome these 
challenges and achieve performance improvements. Figure 1.9 illustrates major 
performance-boosters adopted by Intel Corporation for enhancing carrier mobility, 
suppressing gate leakage current, and achieving superior electrostatic control [6, 7, 21- 
23]. 
 
 
 
Fig. 1.9. CMOS performance boosters invented in the non-classical scaling era: strained 
silicon channel [21], high-k dielectric and metal gate materials [22], tri-gate structures [6] 
(adapted from [41]). 
 
1.4 Research Objectives 
This dissertation discusses the application of “oxygen insertion” (OI) technology to 
facilitate the scaling of CMOS transistors [42]. Its benefits for both advanced planar 
MOSFET and tri-gate MOSFET (FinFET) technologies are evaluated through 
experiments and technology computer-aided design (TCAD) simulations. 
In Chapter 2, a comprehensive literature review on OI technology is provided, and 
its physical mechanisms are discussed. Since past research work showed that OI 
technology is promising to improve MOSFET performance, OI technology is chosen as 
the focus of this dissertation. 
In Chapter 3, the impacts of various capping layers, including OI layers, on ultra- 
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shallow junction (USJ) formation are studied. First, experimental results and TCAD 
simulation data are presented to compare the benefits of various capping layers on dopant 
diffusion and dopant activation. Then, the physical mechanisms behind the improved USJ 
characteristics due to OI technology are discussed. 
In Chapter 4, a TCAD-based simulation study is presented to quantify the benefits 
of a super-steep retrograde (SSR) fin channel doping profile achievable with OI technology, 
targeting 7/8-nm low-power applications. Next, the electrostatic benefits of using a silicon- 
on-insulator (SOI) substrate versus the bulk-silicon SSR FinFET technology are 
investigated via Sentaurus Device TCAD. Finally, the benefits of SSR and SOI FinFET 
technologies for 6-transistor static RAM (6T-SRAM) cell performance and yield are 
estimated using a calibrated compact model. 
In Chapter 5, the effects of oxygen-insertion (OI) technology and low-energy fluorine 
(F) implantation on the Schottky barrier height (Φ  ) of a Pt/Ti/p-type Si metal-
semiconductor (M/S) contact are investigated. First, electrical characterization results of 
Schottky diodes were presented to compare the benefits of OI layers and F for Φ   
reduction. Then, X-ray photoelectron spectroscopy (XPS) and secondary ion mass 
spectroscopy (SIMS) analyses were performed to elucidate the roles of oxygen and fluorine 
on Ti and Pt diffusion into Si, as well as on Pt silicidation. 
In Chapter 6, the contributions of this work are summarized, and the future directions 
for further research are suggested. 
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Chapter 2  
Oxygen Insertion Technology 
 
In this chapter, oxygen insertion (OI) technology is introduced; then, the physical 
mechanisms of OI technology to enhance transistor performance via carrier sub-band 
engineering and dopant profile engineering are discussed.  
 
2.1 Introduction 
 
Historically, simply scaling the transistor dimensions has been adequate to provide for 
stable integrated circuit (IC) performance improvement while reducing the cost of 
manufacturing each transistor (cost per function). However, as gate length (Lgate) was 
scaled to below 90 nm, the constant field scaling approach proposed by Robert Dennard 
[1, 2] slowed down dramatically due to worsening short-channel effects (SCE) [3-6] and 
transistor variability [7-12]. To overcome these challenges, multiple transistor performance 
boosters have been adopted over the years, such as doping profile engineering to improve 
electrostatic integrity and reduce variability [13, 14], strain engineering to enhance channel 
mobility [15, 16], and high-k/metal-gate (HKMG) materials to enhance gate coupling 
without increasing gate leakage [17, 18]. OI technology has been proposed to provide for 
multiple benefits simultaneously, including channel mobility enhancement, gate leakage 
reduction, electrostatic integrity improvement, and variability reduction [19-31].  
In OI technology, multiple partial oxygen monolayers are incorporated into silicon 
substrates using a low-temperature (≤  800℃) chemical-vapor deposition (CVD) epitaxy 
process. To meet semiconductor manufacturing requirements, over 1000 wafers were 
processed to characterize the associated process control metrology completely [26]. Figure 
2.1 shows the depth profiling data for a wafer with four partial oxygen monolayers 
obtained by secondary ion mass spectroscopy (SIMS).  
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Fig. 2.1. Concentration depth profiles of oxygen atoms (linear scale) obtained by SIMS. 
Four partial oxygen monolayers are incorporated into the crystalline Si wafer sample.  
 
Within each partial oxygen monolayer, oxygen atoms are incorporated interstitially 
to guarantee negligible disturbance to the crystalline silicon lattice, allowing subsequent 
silicon epitaxial growth. Previous research shows OI technology is beneficial for improving 
carrier mobility and electrostatic integrity. The OI layers are also verified to reduce 
dopant diffusion and hence help form retrograde channel doping profiles, improving carrier 
mobility and reducing variability for both planar bulk MOSFETs and advanced FinFETs. 
OI technology is compatible with other performance-boosting technologies and can be 
easily integrated into the conventional MOSFET process flow.  
 
2.2 Carrier Sub-band Engineering  
 
With transistor dimension scaling, increased process complexity [32, 33] and shrinking 
embedded source/drain (S/D) stressor volumes [34, 35] limit the channel mobility 
improvements provided by strain engineering, requiring alternative mobility enhancement 
approaches. OI technology has been verified experimentally to produce a local “quantum-
confinement” effect on carrier wavefunctions, providing for carrier mobility enhancement 
and gate leakage reduction [23, 26, 27]. Partial oxygen monolayers can be inserted 
interstitially into the silicon channel region after the shallow trench isolation (STI) step 
in a typical planar bulk Si MOSFET process flow. OI technology can be expected to help 
reduce scattering rates due to separated carrier wavefunction distributions, as shown in 
Figure 2.2. A high-resolution transmission electron microscopy (TEM) image of the 
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inserted oxygen monolayers is shown in Figure 2.3.  
 
 
Fig. 2.2. Schematic view of OI layer in Si MOSFET channel region. Ab-initio simulations 
suggest that carrier wavefunction separation is beneficial for reducing scattering rates [36, 
37]. 
 
 
Fig. 2.3. Cross-sectional TEM image of the OI region into planar bulk Si MOSFET channel 
region. The gate oxide has received plasma nitridation treatment [23]. 
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To investigate the impacts of the OI layers on carrier sub-band structures and carrier 
mobility, simulations were performed using a state-of-art Poisson-Schrödinger self-
consistent simulator [23]. To take into account the impact of the normal/shear stress on 
band structure and non-parabolic E-k effects, the effective mass approximation (EMA) 
approach is used for electrons [38]. The 6×6 k∙p method is adopted for hole simulations 
[39]. To study phonon and surface roughness scattering mechanisms and dielectric 
screening effects, field-effect mobility is computed using the Kubo-Greenwood formula [40]. 
Carrier mobility simulation parameters are calibrated to reproduce the experimental data 
from [41]. To model electron and hole mobility improvements, inserted partial oxygen 
monolayers are treated as wide-bandgap energy barriers. The corresponding band gap 
heights and widths are calibrated to match the measurement results. Figure 2.4 [23] 
demonstrates this modeling approach can accurately capture the mobility enhancements 
induced by OI technology.  
 
 
 
Fig. 2.4. Comparison of simulated carrier universal mobility curves (electron: left; hole: 
right) vs. experimental data from [41]. 
 
Simulated electron/hole sub-band wavefunction magnitudes and conduction/valence 
band edge energies are plotted against the distance from the top oxide/Si interface in 
Figure 2.5. OI technology can increase the separation between different sub-band 
wavefunctions and thus reduce inter-band scattering for both electrons and holes. This 
can explain the carrier mobility enhancements shown in Figure 2.4 [42]. 
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Fig. 2.5. Simulated carrier sub-band’s wavefunction magnitudes and band edge energies 
along the confinement direction, for bulk-Si n-channel (left) and p-channel (right) 
MOSFETs with and without oxygen layers [23]. OI technology increases the separation 
between the different ∆ − 2 sub-band wavefunctions, reducing phonon form factor and 
improving electron mobility. Similarly, the separation between heavy-hole (HH) and light 
hole-split-off (LH-SO) sub-band wavefunctions increases in the presence of the OI layers, 
reducing the inter-band scattering rate for holes.  
 
Figure 2.6 shows the simulated carrier sub-band energy shifts induced by the OI 
layers. Further electron mobility enhancement can be expected with OI technology as a 
result of electrons repopulating to ∆ − 2 valleys with lower transport effective mass, which 
is not observed for holes. The OI layers also help reduce the tunneling effective mass, 
which is verified by the measured gate leakage currents as seen in Figure 2.7.  
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Fig. 2.6. Simulated electron (left) and hole (right) sub-band energies change induced by 
OI technology.  
 
 
 
Fig. 2.7. Measured gate leakage cumulative probability plots comparison between bulk-Si 
N-MOSFETs w/ and w/o oxygen layers. 
 
The main conclusions of the work studying the impact of the inserted oxygen layers 
on carrier sub-band distributions and mobilities [23] can be summarized as follows. 
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(1) Insertion of the OI layers into Si MOSFET channel region is beneficial for 
enhancing carrier mobilities due to larger separation between carrier sub-bands 
and reduced electron effective mass.  
(2) For bulk-Si N-MOSFETs, gate leakage current is reduced with the OI layers as 
a result of larger electron tunneling effective mass.  
The performance enhancements mentioned above with the OI layers are verified by 
experiments, as shown in Figure 2.8. 
 
 
Fig. 2.8. Measured linear current (VDS = 50 mV) and transconductance characteristics for 
deep submicron (Lg = 95 nm) bulk-Si n-channel MOSFETs with vs. without the OI layers. 
 
2.3 Dopant Profile Engineering 
 
Compared with uniform channel doping profiles, super-steep retrograde (SSR) channel 
doping profiles are beneficial for maximizing current and transconductance values while 
maintaining device electrostatic integrity to suppress short-channel effects [6, 13, 43, 44]. 
Typically, boron and phosphorus are implanted into Si to form channel doping profiles 
for nFETs and pFETs, respectively. However, during the subsequent thermal anneal 
processes used to activate the dopants, interstitial-induced transient-enhanced diffusion 
(TED) can strongly enhance boron and phosphorus diffusivity. After the well formation 
process, gate oxidation and the other implantation (S/D extension implant, and halo 
implantation) processes also contribute to channel dopant depth profile broadening by 
injecting interstitials into the well region.  To fully achieve the benefits of SSR channel 
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profiles, it is important to reduce dopant diffusion caused by point defects. One approach 
is to form Si:C + Si epitaxially-grown channel, which reduces boron diffusion significantly 
due to the interaction between carbon and boron, achieving SSR channel profiles in nFETs 
[45, 46]. However, worse device performance (|VTH| increase and Id,sat degradation) are 
observed for pFETs with the presence of a Si:C epitaxial layer [45]. Considering the 
importance to achieve good device performance for both nFETs and pFETs, boron and 
phosphorus TED effects need to be suppressed simultaneously. This is possible with OI 
technology, which can reduce B and P dopant diffusion while creating a dopant pile-up 
effect via trapping of interstitials [24, 26, 27, 31].  
To study the impacts of the OI layer on interstitials, experiments were performed 
using p-type (001) crystalline silicon substrates and without the OI layers. First, silicon 
wafer samples received high-energy boron (B11, 120keV, 1.4 × 1014 cm-2) and phosphorus 
(P311, 220keV, 8.3 × 1014 cm-2) ion implantations to form p-wells and n-wells, respectively. 
The samples were subsequently annealed in N2 ambient at 750oC for 1 hr to activate the 
implanted dopants. With the presence of the OI layers, boron and phosphorus diffusion 
towards the silicon substrate surface are effectively suppressed. It can be seen from the 
SIMS analyses (Figures 2.9, 2.10) that the surface doping concentration values are much 
lower for the OI samples as compared with the control samples. Because both boron and 
phosphorus diffusion are interstitial-mediated, this indicates that the OI layers trap or 
block the diffusion of silicon interstitials. The OI sample comprises multiple partial oxygen 
monolayers at a depth of around 40 nm. Figures 2.9, 2.10 show boron and phosphorus 
“pile-up” effects around the depth of the OI region as a result of interstitial trapping. This 
is not observed for the control samples.  
 
 
 
Fig. 2.9. Boron depth profile: as-implanted sample and after anneal (1 hr 750oC N2 
anneal), for control and OI samples.  
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Fig. 2.10. Phosphorus depth profile: as-implanted sample and after anneal (1 hr 750oC 
N2 anneal), for control and OI samples.  
 
To investigate the impacts of the OI layers on interstitials injection caused by silicon 
oxidation, control and OI samples were prepared by implanting B ions with an 
acceleration energy of 25 keV, at a dose of 2 × 1013 cm-2, through an 80 Å thick screening 
oxide layer. The OI sample comprises multiple partial oxygen monolayers inserted into 
the crystalline Si substrate at a depth of around 40 nm. A 5s 1050 oC rapid thermal anneal 
(RTA) was carried out in a conventional lamp-heated RTA tool (AccuThermo model 
AW610) to activate the implanted B atoms. Then the samples were cleaned to remove 
the screening oxide and received an oxidizing anneal for 60 minutes at 800 oC to grow 125 
Å thick oxide, followed by an 850 oC, 30 minutes post-oxidation anneal. Finally, the 
samples were subjected to a 1000 oC, 2 minutes RTA to mimic the source/drain activation 
anneal process. SIMS measurements (Figures 2.11, 2.12) show that, with the OI layers, 
the surface boron concentration value stays within the 1 – 2 × 1016 cm-3 range after the 
thermal oxidation and the RTA treatment. Whereas for the control sample, the surface 
boron concentration reaches mid-1017 cm-3 after thermal treatments. More strikingly, the 
as-implanted boron doping profile shape beyond the depth of 40 nm is retained with the 
OI layers due to trapping of interstitials injected into the silicon substrate during the 
surface oxidation process.  
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Fig. 2.11. Boron depth profiles for: 1. the as-implanted control sample. 2. the control 
sample after receiving an oxidizing 800 oC 60 minutes anneal and an 850 oC 30 minutes 
N2 anneal. 3. the control sample after receiving a 1000 oC 2 minutes RTA [24].  
 
 
 
Fig. 2.12.  Boron depth profiles for: 1. the as-implanted OI sample. 2. the OI sample after 
receiving an oxidizing 800 oC 60 minutes anneal and an 850 oC 30 minutes N2 anneal. 3. 
the OI sample after receiving a 1000 oC 2 minutes RTA [24]. 
 
To verify that the enhanced boron diffusion shown in Figure 2.11 cannot be attributed 
to implant-induced damage, in-situ formed boron doped layers were used to verify that 
the OI layers can reduce boron oxidation-enhanced diffusion (OED) [31]. Figure 2.13 
explains schematically how two 10-nm thick boron marker layers each with a boron dose 
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of 2.6 × 1014 cm-2 are inserted between 45-nm thick undoped buffer Si layers. In the OI 
sample, a 6 nm thick OI layer is incorporated in-between the two B marker layers. Then 
the samples were subjected to an 800 oC dry oxidation anneal for 30 minutes. Since B 
atoms are incorporated in-situ, it can be expected that no point defects were introduced 
during the epitaxy process to grow B marker layers. Thus, B profile broadening can be 
reasonably attributed to the interstitials introduced during the thermal oxidation step. 
SIMS measurements were used to compare B diffusions in control and OI samples. It can 
be seen from a comparison of Figures 2.14, 2.15 that with the OI layers, the buried (lower) 
B marker layer experienced little to no diffusion. The interstitials injected by surface 
oxidation are believed to be trapped around the OI layers, which also causes the observed 
B “pile-up” effect shown in Figure 2.15.  
 
 
Fig. 2.13. Cross-section schematics of boron marker layers in epitaxially grown silicon 
samples. 6 nm thick OI layers protect the lower boron marker layer from OED. 
 
 
Fig. 2.14. Boron depth profiles for the control sample. Both B marker layers experienced 
substantial diffusion due to oxide-enhanced-diffusion [31].  
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Fig. 2.15. Boron depth profiles for the OI sample. The buried B peak retained its original 
shape because of suppressed OED due to the presence of the OI layers [31]. 
 
Buried OI layers are experimentally verified to reduce TED and OED. This indicates 
that OI technology is a promising candidate to facilitate SSR channel profile formation, 
which can enhance device performance while maintaining superior electrostatic integrity.  
  
2.4 Summary 
 
In this chapter, OI technology is introduced and its benefits for improving MOSFET 
performance are discussed. OI layers are verified experimentally to improve e- and h+ 
mobility and reduce gate leakage due to carrier sub-band engineering. In addition, they 
are beneficial for reducing TED and OED by trapping of Si interstitials and hence are 
projected to help form SSR channel dopant profile, which also is beneficial for boosting 
carrier mobility and suppress SCE.  
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Chapter 3  
 
Oxygen Insertion Technology for 
Ultra-shallow Junction Formation  
 
In this chapter, the effects of oxygen insertion (OI) technology, a low-temperature 
deposited oxide (LTO) capping layer, and a SiNx capping layer on ultra-shallow junction 
(USJ) formation are discussed [1]. OI technology is demonstrated to be beneficial for 
reducing junction depth (XJ) and mitigating sheet resistance (Rsh) increase due to retarded 
interstitial-driven diffusion and enhanced dose retention during thermal annealing [2].  
 
3.1 Introduction 
 
Low resistivity ultra-shallow source/drain (S/D) extension regions are necessary for short-
channel planar CMOSFETs (Complementary Metal Oxide Semiconductor Field Effect 
Transistors) [3, 4]. The depth of the source/drain extension junctions (XJ) must be smaller 
than transistor gate length (Lgate) to suppress short-channel effects effectively [3, 5]. Also, 
a high level of dopant activation in the S/D extension regions is required to achieve low 
S/D parasitic series resistances [4-6]. Typically, ultra-low energy implants followed by a 
rapid thermal anneal (RTA) treatment is the preferred method to form ultra-shallow 
junctions. Due to the point defects created by the implantation, transient-enhanced 
diffusion (TED) during the RTA treatment results in a diffusion “tail” for boron (B) [7, 
8] and “kink-and-tail” for phosphorus (P) [9, 10]. Therefore, as Lgate scales down, 
source/drain junction depths do not scale commensurately. Another major challenge 
associated with the ultra-low energy implantation technique is dopant clustering [11, 12] 
or precipitation [13, 14], limiting the electrical activation level of dopants that can be 
achieved. Consequently, as XJ scales, S/D parasitic resistances increase significantly, 
limiting the short-channel MOSFET performance improvement brought by reducing XJ. 
These challenges need to be overcome to maximize the performance of advanced planar 
CMOS transistors.  
A previous study of super-steep retrograde (SSR) channel dopant profile formation 
shows the efficacy of oxygen partial monolayers [15, 16] for reducing B and P diffusion, 
improving field effect mobility and suppressing random-dopant fluctuations [17]. In this 
work, the impacts of the OI layers on dopant diffusion and activation for USJ formation 
are investigated by experiments and technology computer-aided design (TCAD) modeling. 
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Additionally, the efficacy of an oxide capping layer and a SiNx capping layer on dopant 
diffusion is studied for the first time. The effects of an oxide capping layer on dopant 
electrical activation in USJs are also discussed.  
 
3.2 Ultra-shallow Junction Formation  
 
Ultra-shallow p+/n and n+/p junctions were formed in (100) p-type control and OI 
substrates [1]. In OI substrates, multiple partial monolayers of oxygen were incorporated 
into crystalline silicon at a depth of approximately 10nm beneath the surface. 
      Dopant atoms were implanted through a thin screening oxide layer (2 nm SiO2) into 
p-type control and OI substrates with 0-degree tilt/rotation. The oxide screening layer 
also serves to protect the surface from contamination during ion implantation. For the OI 
layers to effectively block dopant diffusion into the substrate, the implantation conditions 
are chosen according to the stopping and range of ions in matter (SRIM) simulations [18] 
such that the projected range is less than 10 nm. Table 3.1 summarizes ion implantation 
conditions. Because only p-type substrates are available, B samples were first counter-
doped with a 90keV, 2 ×  10  cm-2 arsenic implant, imitating an n-type well formation 
process [19]. The As well formation made Rsh extraction possible for B samples. Figure 
3.1 shows depth profiles of dopant atoms and oxygen atom obtained by secondary ion 
mass spectroscopy (SIMS) after ion implantation.   
 
Sample Implant Species Implant Energy (keV) Dose (cm-2) 
Boron BF2 2.5 1 × 10   
Phosphorus P 1 1 × 10   
Arsenic As 1 1 × 10   
 
Table 3.1. Ion Implantation conditions used in this work. 
 
After the ion implantation, the wafers were broken into 2 × 2 cm2 pieces. The samples 
were first cleaned in a sulfuric peroxide mixture (H2SO4: H2O2) bath at 120 oC for 10 
minutes followed by a 1-min dip in the dilute hydrofluoric acid (DHF) solution (10:1 
H2O:49% HF) until the surface became hydrophobic. The samples were then immediately 
rinsed in de-ionized (DI) water before receiving a spike anneal in inert N2 ambient at 1050 
oC using a conventional lamp-heated RTA tool (AccuThermo model AW610). The 
temperature was first stabilized at 700 oC for 10 s and subsequently ramped to 1050 oC 
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for a duration less than 1 s. It is worth noting that previous work has shown a fast ramp-
up rate (300 oC/s) is beneficial for suppressing TED-induced effects [7]. However, such 
high ramp-up rate is not possible with a conventional RTA tool to avoid temperature 
over-shooting. In this work, the ramp-up rate was 116 oC/s to ensure temperature stability. 
In OI substrates, each oxygen atom is inserted interstitially into the crystalline silicon 
substrate and bonds with two neighboring silicon atoms [15]. From the SIMS 
measurements of oxygen concentration profile shown in Figure 3.2, it can be seen that the 
Si-O bond configuration prevents the OI layers from decomposing during the 1050oC spike 
anneal. The excellent thermal stability of the partial oxygen monolayers allows OI 
technology to be readily integrated into the standard CMOS process flow.  
In addition to shallow XJ, low resistivity (i.e., high conductivity) is another 
prominent figure of merit for S/D extension engineering [4]. Previous findings show a 
significant amount of dose loss for ultra-shallow junctions during low-temperature (700 
oC ~ 900 oC) anneals due to out-diffusion effects [20-22]. It was hypothesized that the free 
Si surface serves to act as either a sink for interstitials or a trap for dopant atoms. Other 
researchers found significant Rsh increase after stripping native oxide off the substrate 
after annealing [23]. This was attributed to dopant segregation effects associated with the 
Si/SiO2 interface. To examine the correlation between the interface and the “dose loss” 
effect, some samples were capped with an insulating layer prior to RTA treatment, either 
composing of 10nm-thick low-temperature oxide (LTO) formed at 400oC or 10nm-thick 
silicon nitride (SiNx) formed at 200oC by chemical vapor deposition (CVD). After the 
1050 oC spike anneal, the capping layer was stripped in DHF before SIMS analysis.  
 
Fig. 3.1. Depth concentration profiles of dopant (log scale) and oxygen atoms (linear scale) 
from SIMS measurements after ion implantation. Notice that for B, As, and P-implanted 
samples, the projected range is shallower than the region containing oxygen monolayers. 
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Fig. 3.2. Depth concentration profiles of oxygen before and after the 1050 oC spike anneal 
from SIMS measurements. The comparison shows that oxygen monolayers can withstand 
high-temperature RTA treatment. 
 
3.3 Dose Loss and Diffusion Analysis  
 
SIMS was used to study the effects of the capping layer and the OI layers on dopant dose 
loss and diffusion. Total dopant dose is calculated by integrating the dopant concentration 
profile from SIMS measurements.  
 
3.3.1 B Dose Loss and Diffusion Analysis 
 
Table 3.2 provides a summary of total B dose in the various B-doped samples. The 
comparison between uncapped and capped samples indicates that neither LTO nor SiNx 
capping layer helps retain B dose during the 1050oC spike anneal. It was found that 39% 
of the implanted B was lost from the annealed uncapped control sample, whereas only 16% 
of the implanted B was lost from the annealed uncapped OI sample. A higher B dose 
retained suggests the OI layers shall be beneficial for achieving low-resistivity p-type ultra-
shallow junctions. 
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B Sample B dose (×1014 cm-2)   Dose loss (%) 
As-implanted 7.4 0 
Uncapped control 4.5 39 
LTO capped control 3.6 51 
SiNx capped control 3.7 50 
Uncapped OI 6.2 16 
LTO capped OI 4.7 36 
SiNx capped OI 4.6 38  
 
Table 3.2. Boron dose in control and OI samples. 
 
      Figure 3.2 plots the B depth profiles in annealed control samples. Cenh is defined as 
the concentration below which B diffusion is enhanced. The SIMS data shows that Cenh 
is approximately 1 ×1020 cm-3, consistent with previous findings [7]. Cenh is dependent on 
the intrinsic carrier concentration during the annealing process and thus can be expected 
to be not affected by the presence of a capping layer. Similar surface B concentration 
values were found in all three annealed samples, suggesting negligible B segregation to the 
interface between the capping layer and the silicon substrate. The enhanced B diffusion 
in capped samples can be explained by strain-induced interstitial generation due to the 
capping layer since B diffusion is mainly interstitial-driven  [24, 25].  
 
Fig. 3.2. Depth concentration profiles of Boron in control Si from SIMS measurements. 
Cenh is the same for the uncapped and the capped samples. Notice that B diffusion was 
enhanced in both LTO or SiNx capped sample.  
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  Significant B uphill diffusion was found in all three annealed control samples. 
Previous work on ultra-low energy B implants into bare silicon substrates revealed similar 
uphill diffusion phenomenon during the low temperature (700oC ~  900oC) RTA 
treatments [20, 26]. It was hypothesized that the bare silicon substrate surface acts as a 
sink for interstitials, driving B out-diffusion since B diffusion is primarily interstitial-
driven. Since ubiquitous B uphill diffusion was observed in both uncapped and capped 
samples, this indicates the interface between the capping layer and the substrate can also 
act as a sink for interstitials.  
  Since the peak retrograde well dopant concentration is in the range of 1018 cm-3 in 
advanced planar CMOS devices, the nominal junction depth is taken to be the depth at 
which the dopant concentration falls to 5×1018 cm-3.  To compare XJ fairly, Figure 3.3 
shows the B depth profiles for a control sample and the OI samples with a similar retained 
dopant dose as compared with that for the control sample. From the SIMS measurements, 
it is deduced that B diffusion is effectively reduced beyond the OI layers, possibly due to 
the impeded diffusion of silicon self-interstitials beyond the OI layers since O atoms are 
inserted into crystalline silicon interstitially. Prior studies of B diffusion [27] showed that 
Cenh is dependent on the annealing temperature. Nevertheless, it can be seen that Cenh 
values are higher in OI samples. The higher plateau at a depth of 10 nm is most likely 
caused by the OI layers, which are believed to cause a dopant pile-up effect, in addition 
to reducing B diffusion.  
 
Fig. 3.3. Comparison of B depth profiles for control vs. OI samples from SIMS 
measurements.  For the uncapped control sample, the retained B dose is 4.5 × 10   cm   
and XJ = 31 nm. For the SiNx capped OI sample, the retained B dose is 4.6 × 10   cm   
and XJ = 14 nm. For the uncapped OI sample, the retained B dose is even higher, 
6.2 × 10   cm  , but the junction depth (XJ = 22 nm) is still shallower than for the 
uncapped control sample. 
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3.3.2 P Dose Loss and Diffusion Analysis 
 
Table 3.3 summarizes the total P dose in the various P-doped samples. At least 70% of 
the implanted P was lost from the annealed uncapped samples, as compared with the as-
implanted sample. The comparison between uncapped and capped samples suggests that 
both LTO and SiNx capping layer helped to retain P dose during the RTA treatment. 
  Figure 3.4 plots the P depth profiles in control samples. Previous studies of P USJ 
formation found P uphill diffusion and dose loss as a result of the bare Si surface acting 
as a sink for interstitials. The steep P profile gradient near the surface indicates P uphill 
diffusion in the uncapped sample. However, it can be seen that there is less P out-diffusion 
in the capped samples. This is likely caused by substantially enhanced diffusion into the 
substrate due to the aforementioned strain-induced interstitial generation associated with 
the capping layer.  
  Figure 3.5 provides a comparison of P depth profiles for a control sample and an OI 
sample with a similar retained P dose. P diffusion beyond the OI layers is reduced 
effectively, reducing XJ by 47% in the OI sample as compared with that for the control 
sample. This is likely due to the aforementioned impeded diffusion of silicon self-
interstitials. Similar to as for B, a dopant pile-up effect in the region of the OI layers is 
observed for P.  
 
P Sample P dose (×1014 cm-2)   Dose loss (%) 
As-implanted 7.5 0 
Uncapped control 2.2 70 
LTO capped control 3.6 52 
SiNx capped control 3.2 57 
Uncapped OI 1.6 78 
LTO capped OI 3.4 55 
SiNx capped OI 4.1 45 
 
Table 3.3. P dose in control and OI samples. 
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Fig. 3.4. Depth concentration profiles of Phosphorus in control Si from SIMS 
measurements. Cenh is the same for the uncapped and the capped samples. Notice that 
uphill diffusion was observed only in the uncapped sample. Notice that in the case of LTO 
or SiNx capped samples, P diffusion was enhanced significantly. 
 
Figure 3.5. Comparison of P depth profiles for control vs. OI samples from SIMS 
measurements. For the LTO-capped control sample, the retained P dose is 
3.6 × 10   cm   and XJ = 49 nm. For the LTO-capped OI sample, the retained P dose 
is 3.4 × 10   cm   and XJ = 26 nm. Notice that in the case of the OI sample, XJ was 
reduced by about 50% with a similar P dose retained.  
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3.3.3 As Dose Loss and Diffusion Analysis 
 
Table 3.4 summarizes the total As dose in the various arsenic-doped samples. It can be 
seen that more than 70% of the implanted As was lost from the annealed uncapped control 
sample, as compared with the as-implanted sample. Only SiNx capping layer helped to 
retain As dose during the RTA treatment. However, SiNx capping layer induced dose 
retention was found to be negligible for OI samples. 51% of the implanted As was lost 
from both uncapped and SiNx capped OI samples during the RTA treatment. The 
comparison between control and OI samples indicates the OI layers helped to retain As 
during the RTA treatment, suggesting that oxygen insertion technology should be 
promising for achieving low-resistivity As (n-type) ultra-shallow junction. 
Figure 3.6 shows the arsenic depth profiles in the control samples. Thanks to the 
lower diffusivity of As vs. B and P, it can be seen that the As profiles were very shallow 
(note the smaller depth scale as compared with Figs 3.2, 3.4). The presence of a capping 
layer does not significantly enhance As diffusion since As diffusion at 1050 oC is only 40% 
interstitial-driven. 
 
As Sample As dose (×1014 cm-2)   Dose loss (%) 
As-implanted 8.2 0 
Uncapped control 2.4 71 
LTO capped control 2.3 72 
SiNx capped control 4.3 48 
Uncapped OI 4.0 51 
LTO capped OI 3.0 63 
SiNx capped OI 4.0 51 
 
Table 3.4. As dose in control and OI samples. 
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Fig. 3.6. Depth concentration profiles of arsenic in control Si from SIMS measurements. 
 
Figure 3.7 provides a comparison of As depth profiles for a control sample and an OI 
sample with a similar retained As dose. Since As diffusion is primarily vacancy-driven at 
1050 oC and the OI layers reduce B and P diffusion by impeding the diffusion of silicon 
self-interstitials, it can be expected that the impact of the OI layers on As diffusion is less 
than that for B and P. It can be seen that XJ is reduced by 16% in the OI sample. 
 
Fig. 3.7. Comparison of As profiles for control vs. OI samples. For the SiNx-capped 
control sample, the retained As dose is 4.3 × 10   cm   and XJ = 19 nm. For the 
uncapped OI sample, the retained As dose is 4.0 × 10   cm   and XJ = 16 nm.  
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3.4 Sheet Resistance and Dopant Activation 
Analysis 
 
When investigating the formation of ultra-shallow junctions, it is not enough to just 
consider XJ. Sheet resistance or the electrical activation of dopants should also be taken 
into account. A high electrically active dopant concentration in the heavily doped S/D 
extension regions is desirable for achieving low parasitic S/D resistances. Since SIMS only 
provides high-resolution dopant depth data, Rsh measurements must be performed to 
determine the impact of oxygen-inserted layers on dopant activation.  
    Historically, four-point probe [28] and spreading resistance profiling [29] are 
typically used for electrical characterization of p-n junctions. However, it has been well 
known for some time now that these two techniques are inaccurate for Rsh measurements 
of p-n junctions with XJ below 80nm, due to probe penetration and carrier spilling effects 
that make the measured electrical junction depth shallower than the metallurgical 
junction depth (XJ) as determined by SIMS [30, 31]. Other state-of-art electrical 
characterization techniques such as micro-four-point probe [32], sheet resistance and 
leakage probe [33], and elastic metal four-point probe [34] have also been shown to be 
inaccurate for electrical characterization of p-n junctions with sub-15nm XJ [35]. In this 
work, a new method for accurately determining Rsh from electrical measurements and 
Sentaurus technology computer-aided design (TCAD) simulations is proposed [36, 37]. 
This Rsh extraction method was used to determine the impacts of the OI layers and an 
LTO capping layer on dopant activation in ultra-shallow junctions [2]. 
 
3.4.1 Test Structure Fabrication 
 
Figure 3.8 shows schematically the fabrication process flow to form pairs of 100 × 100     
metal contact pads on the sample (chip) surface, with spacing ranging from 400  m to 
1400  m. Prior to test structure fabrication, annealed chips received a 120 oC sulfuric 
peroxide mixture (H2SO4 : H2O2) bath for 10 minutes, followed by a 1-minute dip in DHF 
(10:1 H2O:49% HF) solution to remove the LTO and/or native oxide. Starting from the 
cleaned USJ sample, a 200nm-thick SiO2 layer was deposited by low-temperature (350oC) 
PECVD. This oxide layer serves to protect the USJ sample surface from the photoresist 
developer solution, which contains TMAH. Then, the sample was spin-coated with 400nm-
thick lift-off resist (LOR-3A) and 2  m-thick g-line resist in a HeadwayTM photoresist 
spinner. The LOR-3A film serves as an undercut layer in a bi-layer lift-off process. Then, 
the bi-layer photoresist stacks were patterned by photolithography. Probing regions were 
exposed by etching the LTO layer in DHF (10:1 H2O:49% HF) solution for 6 minutes, 
then metal films (5nm titanium / 500nm aluminum) were immediately deposited using e-
beam evaporation.   
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Fig. 3.8. Fabrication process flow for Rsh test structure. 
 
3.4.2 Rsh Extraction  
 
The Rsh extraction method employed in this study is reminiscent of the variable probe-
spacing (VPS) measurement method [38]. During a VPS experiment, the spreading 
resistance on the sample surface is measured for five to seven probe separations. Probe 
separations range from 20-30  m to 1000  m for probe tips of radius 1  m. To ensure 
repeatability and accuracy, 20-30 data points are collected for each probe separation. 
However, a recent study showed VPS is inaccurate for electrical characterization of sub-
15nm XJ. It was measured by an atomic force microscope (AFM) that a loading force of 
5 g causes a probe penetration of 5 nm [39]. This probe penetration can affect Rsp 
measurements by substrate conduction. In previous studies, it was hypothesized that Rsh 
is directly proportional to Rsp. Averaged spreading resistance values are plotted against 
the natural logarithm of the probe separation. The product of the slope of this plot and 
  is calculated as     , i.e.,     =    ×     / ln(separation). The impact of this over-
simplified Rsh extraction method on electrical characterization is demonstrated by the 
TCAD simulations, as shown in Figure 3.9. Simulated Rsp data points were plotted against 
various probe tip separation values for two heavily-doped p-n junctions, assuming an ideal 
 40
step-function profile and 100% electrical activation. It is reasonable to assume negligible 
metal-semiconductor contact resistance and probe resistance due to the high doping level 
chosen. Table 3.5 compares TCAD simulated Rsh against fitted Rsh values. It can be seen 
that the widely-adopted but over-simplified Rsh fitting is inaccurate even for the case when 
the XJ (100 nm) is much deeper than the probe penetration depth (5 nm).     
 
 
Fig. 3.9. Spreading resistance vs. probe tip of radius 1  m separation for ideal B-doped 
USJs. The symbols correspond to TCAD simulated data, and the lines are fitted to the 
data using the least squares method.  
 
NBoron (cm-3) Rsh, TCAD (Ω/sq) Rsh, fit (Ω/sq) Error (%) 
5 × 1020 35 66 85 
1 × 1021 25 47 88 
Table 3.5. Comparison of TCAD simulated Rsh vs. linear-fitted Rsh values. Linear-fitting 
can result in errors higher than 80%, even when XJ (100 nm) is much deeper than probe 
penetration (5 nm). 
 
To prevent probe penetration issues, 550 nm thick metal contact pads were deposited 
onto the USJ sample surface in this work. During the spreading resistance (Rsp) 
measurement, the applied voltage was swept from -10 to 10 mV and the samples were 
kept at 25 oC. Ten measurements were taken for each pad separation; averaged Rsp values 
were plotted against the pad separation data. Ohmic contact behavior was observed for 
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all samples. TCAD simulations were used to determine Rsh by fitting experimental results 
using the least squares method, as illustrated in Figures 3.10-12. It is worth noting that 
the standard deviation of these measurements is too small to be shown.  
 
 
Fig. 3.10. Spreading resistance values vs. pad separation data for B-doped samples. 
Symbols correspond to averaged measurements of Rsp, and the lines correspond to the 
TCAD simulation result fitted to the measurements using the least squares method.  
 
 
 
Fig. 3.11. Spreading resistance values vs. pad separation data for P-doped samples. 
Symbols correspond to averaged measurements of Rsp, and the lines correspond to the 
TCAD simulation result fitted to the measurements using the least squares method. 
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Fig. 3.12. Spreading resistance values vs. pad separation data for arsenic-doped samples. 
Symbols correspond to averaged measurements of Rsp, and the lines correspond to the 
TCAD simulation result fitted to the measurements using the least squares method. 
 
3.4.3 Dopant Activation Analysis  
 
Dopant segregation, clustering, and precipitation limit the electrical dopant activation 
level, Nmax,active that can be achieved. In this sub-section, a TCAD simulation methodology 
based on SIMS dopant depth data was employed to determine the value of Nmax,active by 
fitting simulations to measurements, assuming 0% dopant activation at concentration 
values above Nmax,active. The impacts of the OI layers and an LTO capping layer on dopant 
activation are determined using this approach.  
Figure 3.13 shows the simulated dependence of Rsh on Nmax,active for uncapped and 
LTO capped B samples. The symbols denote the fitted values of Nmax,active corresponding 
to the extracted values of Rsh (cf. Figure 3.10). Table 3.6 summarizes XJ, retained B dose, 
and fitted Rsh and Nmax,active values for B-doped USJs. It can be seen that Nmax,active values 
are higher than the plateau level of the diffusion tail, consistent with previous findings 
[40]. Since it is energetically favorable for interstitial silicon atoms to locate around the 
OI layers, the diffusion of Si interstitials into the substrate is reduced in the presence of 
the OI layers and thereby retard the diffusion of B atoms away from the surface. Thanks 
to the enhanced B dose retention capability during the 1050 oC spike anneal, the OI layers 
can provide for lower Rsh along with reduced XJ.  
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Fig. 3.13. (a) Simulated Rsh vs. Nmax,active for B-doped USJ samples, assuming 0% dopant 
activation at concentration values above Nmax,active. The red solid circle indicates Nmax,active 
corresponding to the extracted Rsh value (cf. Figure 3.10); the black open circle, blue solid 
triangle, and gray open triangle similarly denote Nmax,active for uncapped control sample, 
LTO capped OI sample, and LTO capped control sample, respectively. (b) SIMS B depth 
profile data. 
    
It can be seen that Nmax,active values are much lower in capped samples than that for 
uncapped samples, but this effect is alleviated in OI samples. Previous work showed that 
the out-diffusion of Si interstitials from the substrate is responsible for the correlation 
between B deactivation and uphill diffusion. As Si interstitials diffuse toward the surface, 
they either deactivate B via clustering [41] or cause B dose loss via the kick-out mechanism 
[8, 27]. In uncapped samples, interstitials also recombine with vacancies at the free silicon 
substrate surface. This recombination process reduces the contributions of Si interstitials 
to B dose loss and deactivation. Therefore, the activation level of B atoms, Nmax,active can 
be expected to be lower in LTO capped samples. This is consistent with the observed 
steeper B concentration gradient and higher fitted Nmax,active values in the case of uncapped 
samples. However, since the OI layers trap silicon interstitials, B deactivation caused by 
an LTO cap is much less so for OI samples than for control samples.  
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B sample 
XJ 
(nm) 
Dose 
(× 1014 cm-2) 
Nmax,active 
(×1020 cm-3) 
Rsh 
(Ω/sq) 
Uncapped 
control 
31 4.5 8 379 
Uncapped OI 22 6.2 5 330 
LTO capped 
control 
34 3.6 1.5 696 
LTO capped OI 25 4.7 4 404 
Table 3.6. Summary of XJ, retained B dose, extracted Rsh and Nmax,active values for B-
doped USJs. 
Figure 3.14 plots the simulated dependence of Rsh on Nmax,active for uncapped and 
LTO capped P samples. The symbols denote the fitted values of Nmax,active corresponding 
to the extracted values of Rsh (cf. Figure 3.11). Table 3.7 summarizes XJ, retained P dose, 
and fitted Rsh and Nmax,active values for P-doped USJs. It can be seen that P is most 
vulnerable to dose loss associated with out-diffusion of Si interstitials during RTA by 
comparing the retained dopant doses in uncapped samples from Tables 3.6, 3.7, 3.8. Due 
to the impeded diffusion of Si interstitials into the substrate, both uphill diffusion and 
corresponding P dose loss are enhanced with the OI layers in the uncapped sample. The 
lower P concentration explains the lower fitted Nmax,active for uncapped OI sample. Since 
P prefers to stay in Si over in SiO2, P dose loss is reduced with an oxide cap. 
 
Fig. 3.14 (a) Simulated Rsh vs. Nmax, active for P-doped USJ samples, assuming 0% dopant 
activation at concentration values above Nmax,active. The red solid circle indicates Nmax,active 
corresponding to the extracted Rsh value (cf. Figure 3.11); the black open circle, blue solid 
triangle, and gray open triangle similarly denote Nmax,active for the uncapped control sample, 
LTO capped OI sample, and LTO capped control sample, respectively. (b) SIMS P depth 
profile data. 
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P sample XJ (nm) 
Dose 
(× 1014 cm-2) 
Nmax,active 
(× 1020 cm-3) 
Rsh 
(Ω/sq) 
Uncapped 
control 
17 2.2 6 570 
Uncapped OI 11 1.6 5 603 
LTO capped 
control 
49 3.6 1.7 336 
LTO capped OI 26 3.4 2 427 
Table 3.7. Summary of XJ, retained B dose, extracted Rsh and Nmax,active values for P-
doped USJs. 
Figure 3.15 plots the simulated dependence of Rsh on Nmax,active for uncapped and LTO 
capped As samples. The symbols denote the fitted values of Nmax,active corresponding to 
the extracted values of Rsh (cf. Figure 3.12). Table 3.8 summarizes XJ, retained As dose, 
and fitted Rsh and Nmax,active values for As-doped USJs. Thanks to the higher As 
concentration values, the OI layers can be seen to provide for higher Nmax,active. It can be 
expected that the free surface serving as a trap of interstitials has lesser impact on As 
diffusion than for B and P because As diffusion is only 40% interstitial-driven at 1050oC 
[27]. This can explain why the impacts of an LTO capping layer on XJ and Nmax,active are 
much less for As than for B and P. The OI layers are beneficial for improving As USJ 
conductivity thanks to both higher Nmax,active and higher retained As dose. 
 
Fig. 3.15. (a) Simulated Rsh vs. Nmax, active for As-doped USJ samples, assuming 0% dopant 
activation at concentration values above Nmax,active. The red solid circle indicates Nmax,active 
corresponding to the extracted Rsh value (cf. Figure 3.12); the black open circle, blue solid 
triangle, and gray open triangle similarly denote Nmax,active for the uncapped control sample, 
LTO capped OI sample, and LTO capped control sample, respectively. (b) SIMS As depth 
profile data. 
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As sample XJ (nm) 
Dose (× 1014 
cm-2) 
Nmax,active 
(× 1020 cm-3) 
Rsh 
(Ω/sq) 
Uncapped 
control 
17 2.4 1 892 
Uncapped OI 16 4.0 1.6 641 
LTO capped 
control 
17 2.3 0.9 1026 
LTO capped 
OI 
16 3.0 1.5 
684 
Table 3.8. Summary of XJ, retained B dose, extracted Rsh and Nmax,active values for As-
doped USJs. 
 
3.4.4 XJ versus Rsh Trade-off  
 
Figures 3.16-18 plot extracted Rsh values against junction depth (XJ) for B, P, and As-
doped USJs, respectively. The OI layers are advantageous to reduce XJ and mitigate Rsh 
increase for B and As doped samples. In the case of P samples, the increase in Rsh is less 
than expected with the OI layers. Table 3.9 summarizes the extracted values of resistivity 
(i.e.,    = Rsh × XJ) of the heavily doped region. The OI layers are shown to provide for 
lower    values. On the contrary, an LTO capping layer results in higher    values, 
suggesting that an oxide cap does not facilitate low-resistivity USJ formation.  
 
 
Fig. 3.16. Impacts of the OI layers and LTO capping layer on     and   , for ultra-shallow 
junctions formed by B ion implantation and RTA anneal. 
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Fig. 3.17. Impacts of the OI layers and LTO capping layer on     and   , for ultra-shallow 
junctions formed by P ion implantation and RTA anneal. 
 
 
Fig. 3.18. Impacts of the OI layers and LTO capping layer on     and   , for ultra-shallow 
junctions formed by As ion implantation and RTA anneal. 
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    ×     
(nm × Ω/sq) 
B doped P doped As doped 
Uncapped control 11749 9690 15164 
Uncapped OI 7260 6633 10256 
LTO capped control 23664 16464 17442 
LTO capped OI 10100 11102 10944 
 
Table 3.9. Comparison of     ×     for B, P, and As doped USJs. 
 
3.5 Summary 
 
OI layers are found to be beneficial for reducing XJ by impeding the diffusion of Si 
interstitials, whereas neither a SiNx capping layer nor an LTO capping layer helps to 
reduce XJ. In addition, the OI layers can mitigate the increase in Rsh with XJ scaling due 
to enhanced dose retention capability during RTA treatment. On the contrary, an LTO 
capping layer causes an increase in Rsh because of lower peak active dopant concentration. 
This detrimental effect is found to be alleviated in the presence of the OI layers. Its 
abilities to reduce XJ and to mitigate Rsh increase make oxygen insertion technology a 
promising candidate to facilitate low-resistivity ultra-shallow junction formation for 
advanced planar CMOSFETs.  
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Chapter 4   
 
FinFET Channel Profile Optimization 
and Performance Enhancement with 
Oxygen Insertion Technology 
 
In this chapter, the benefits of a super-steep retrograde (SSR) fin channel profile, which 
can be achieved using OI technology, are quantified using 3-D technology computer-aided 
design (TCAD) simulations targeting 7/8-nm low-power applications [1]. Besides, the 
electrostatic benefits of using a silicon-on-insulator (SOI) substrate versus the SSR 
FinFET technology are investigated via Sentaurus Device TCAD [2]. A calibrated 
compact model is then used to estimate the 6-transistor static RAM (6T-SRAM) cell 
performance and yield. Due to enhanced transistor performance and improved robustness 
against systematic and random sources of variations, SSR FinFET technology is shown 
to be a cheaper alternative to the SOI substrate for achieving similarly low minimum cell 
operating voltage (VDD,min) for 6T-SRAM bit cells. Both SSR and SOI FinFET 
technologies are projected to provide for up to 100 mV reduction in VDD,min, to facilitate 
voltage scaling to below 0.50 V. 
 
4.1 Introduction 
  
To maintain good gate control of the electrical potential in the channel region, i.e., good 
electrostatic integrity, it is necessary to adopt the multi-gate structures for MOSFET with 
gate lengths below 25 nm [3]. As a result, a three-dimensional (fin-shaped) channel 
structure straddled on three sides by the gate electrode, known as either the “tri-gate” or 
“FinFET” design, has been widely adopted by the leading semiconductor companies 
(namely Intel Corporation [4-6], Samsung Electronics [7], and Taiwan Semiconductor 
Manufacturing Company [8]). It was first demonstrated at the University of California, 
Berkeley that the FinFET design can be scaled to sub-25 nm gate lengths [9].  
With advancements in CMOS technology, the widening performance gap between 
dynamic random access memory (DRAM) and processor demands to increase the capacity 
of on-chip (monolithically integrated with the processer) cache memory (static RAM, or 
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SRAM), as illustrated in Figure 4.1. A key challenge to achieving necessarily high yield 
for large SRAM arrays is the increasing threshold voltage (Vth) variations due to process-
induced variations as Lgate scales. In addition to achieving higher device performance 
(higher transistor ON-state current for a given operating voltage or lower operating 
voltage for the same transistor ON-state current), FinFET technology can also mitigate 
the short-channel effects (SCE) and drain-induced barrier lowering (DIBL) for reduced 
performance sensitivity to process-induced variations, to overcome this challenge.  
 
 
 
 
Fig. 4.1. Trend in the performance gap between memory and processor [10]. 
 
SOI FinFET technology is the ideal candidate for low-power FinFET technology as 
the buried oxide (BOX) layer can eliminate the OFF-state leakage current (Ioff) effectively 
[11]. The economic downside of the SOI technology is the higher cost of an SOI wafer 
relative to a conventional bulk-Si wafer. In a bulk-Si FinFET technology, high doping, 
punch-through stopper (PTS), is necessary at the base of the fins to suppress OFF-state 
leakage currents. However, a conventional doping process usually results in fin doping on 
the order of 5 × 10       , which can degrade the ON-state current (Ion) significantly due 
to Columbic scattering. As a result, bulk-Si FinFETs have lower Ion/Ioff ratios as compared 
with SOI FinFETs [12]. The heavily doped channel also results in larger random dopant 
fluctuation (RDF) induced Vth variations (    ), which is proportional to 1/√   ( : 
channel width;   : channel length) [13]. In the previous chapter, OI technology is 
demonstrated to suppress the diffusion of dopants effectively thanks to the impeded 
diffusion of interstitial Si atoms. Previous work has shown that the OI layers can provide 
for super-steep retrograde (SSR) doping profiles, i.e., high doping at the base region and 
light doping at the channel region [14]. This SSR profile formed with the OI layers can 
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overcome the challenges faced by the conventional bulk-Si FinFET technology, achieving 
higher Ion/Ioff ratios by reducing Columbic scattering. 
In this work, the benefits of an SSR channel doping profile that can be achieved with 
the OI layers were quantified via 3-D TCAD simulations, targeting the 7/8-nm technology 
node. The optimized device performance parameters of SSR FinFETs were compared 
against that for conventional bulk-Si (control) FinFETs and SOI FinFETs. A calibrated 
compact model was then used to estimate the six-transistor (6T) SRAM performance and 
yield using the cell sigma method [15].  
 
4.2 Device Simulation and Design Optimization 
 
4.2.1 FinFET Structure  
 
Figure 4.2 schematically illustrates the 3-D FinFET structures simulated via 3-D TCAD 
simulations in this work. Device design parameter values were chose based on the 7/8- 
nm low-power technology specifications from the 2013 International Technology Roadmap 
for Semiconductors [16]. The gate length (Lgate) is 15 nm corresponding to the 7/8-nm 
node. The equivalent oxide thickness is 0.64 nm. The fin height (HSi) is 40 nm, the fin 
width (WSi) is 8 nm, so the fin aspect ratio is 5. The effective channel width, Weff (i.e., 
peripheral length of the silicon fin) is 88 nm (Weff = 2 × HSi + WSi). The fin pitch is 30 
nm based on Intel 22-nm [5] and 14-nm [6] FinFET technology. To target low-power 
applications, the gate work function is assumed to be tunable to achieve an OFF-state 
leakage current specification (Ioff) of 30 pA/ m, which is consistent with TSMC 16-nm 
FinFET technology. In this work, current is normalized against Weff. To prevent fringing 
field effects, the top corners of the fin are rounded (1-nm radius of curvature) for reduced 
gate leakage, similar as the Intel 14-nm FinFET technology design [6]. In the case of bulk-
Si FinFET, the shallow trench isolation (STI) region is 50 nm thick, whereas the buried 
oxide (BOX) layer in SOI FinFETs is 20 nm thick. To reduce S/D parasitic resistance, 
the simulated FinFET structures each comprise heavily doped S/D regions formed by 
selective epitaxial growth (SEG) [17]. In this work, the S/D junctions are assumed to have 
a Gaussian doping profile with 2-nm/dec gradient and peak concentrations of 2 × 1020 cm-
3 [18]. In n-channel FinFETs (nFETs), the SEG S/D regions consist of phosphorus-doped 
silicon. In p-channel FinFETs (pFETs), the SEG S/D regions consist of boron-doped 
silicon-germanium (SiGe) with 50% germanium concentration, with parameter values 
based on [19]. As transistor gate length scales, metal/semiconductor ohmic contact 
resistances become increasingly important to model device performance correctly. In this 
work, ohmic contacts are assumed to contact only the top surfaces of SEG S/D regions, 
with specific contact resistivity of 3 × 10   Ω ∙    . Table 4.1 summarizes the nominal 
values of the various design parameters for the simulated FinFETs.  
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Fig. 4.2. Simulated 3-D n-channel FinFET structures. The net dopant concentration is 
represented in color using a hyperbolic arcsine scale. 
 
 
Control FinFETs SSR FinFETs SOI FinFETs 
n-channel p-channel n-channel p-channel 
n-
channel 
p-
channel 
Lgate (nm) 15 15 15 15 15 15 
EOT (nm) 0.64 0.64 0.64 0.64 0.64 0.64 
Ioff (pA/ m) 30 30 30 30 30 30 
HSi (nm) 40 40 40 40 40 40 
WSi (nm) 8 8 8 8 8 8 
Nfin (cm-3) 5 × 1017 5 × 1017 1 × 1015 1 × 1015 1 × 1015 1 × 1015 
Nfin,peak (cm-3) 2.5 × 1018 2.5 × 1018 5 × 1018 5 × 1018 1 × 1015 1 × 1015 
Nsubstrate 
(cm-3) 
2.5 × 1018 2.5 × 1018 2.5 × 1018 2.5 × 1018 1 × 1015 1 × 1015 
S/D doping 
gradient 
(nm/dec) 
2 2 2 2 2 2 
NSD (cm-3) 2 × 1020 2 × 1020 2 × 1020 2 × 1020 2 × 1020 2 × 1020 
PTS doping 
gradient 
(nm/dec) 
> 40 > 40 3.3 6.9 N/A N/A 
Table 4.1. Bulk-Si and SOI FinFETs design: nominal parameter values. 
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In SOI FinFETs, the fin channel region has a constant doping level of 1 × 1015 cm-3. 
Since the OI layers are beneficial for suppressing the diffusion of dopants upward into the 
channel region of CMOS transistors during the front-end-of-line manufacturing process, 
super-steep retrograde (SSR) fin doping profiles are assumed herein for the bulk-Si 
FinFETs with the OI layers inserted: the fin channel doping increases from 1 × 1015 cm-3 
at the fin top to 5 × 1018 cm-3 at the punch-through stopper (PTS) layer. Consistent with 
previous findings [20], the n-channel SSR FinFET was assumed to have a doping gradient 
of 3.3 nm/dec, and the p-channel SSR FinFET was assumed to have a doping gradient of 
6.9 nm/dec. Figure 4.3 provides the cross-sectional view of the simulated n-channel SSR 
FinFET.  
 
Fig. 4.3. Cross-sectional views of the n-channel SSR FinFET structure. The net dopant 
concentration is represented in color using a hyperbolic arcsine scale. The fin aspect ratio 
is 
 fin
 fin
= 5; the fin shape is rectangular as in Intel’s 14-nm FinFET technology [6]; the fin 
corner radius of curvature is 1 nm.  
    FinFET performance was simulated using the TCAD software package Sentaurus 
Device [21], using the drift-diffusion transport model [22] calibrated to ballistic Monte-
Carlo simulations, the Philips unified model for carrier mobility, bandgap narrowing model, 
density gradient quantization model, and nonlocal-path trap-assisted tunneling model [23]. 
The fin sidewall surfaces (along which the transistor current flows) are assumed to be 
along {110} crystallographic planes, with transistor current flow in a <110> direction. To 
boost transistor ON-state current, 2 GPa (tensile) uniaxial stress is assumed for n-channel 
devices, whereas -2 GPa (compressive) uniaxial stress is assumed for p- channel devices.  
4.2.2 Design Optimization Methodology  
 
Effective channel length (Leff) is defined as the distance between the points in the channel 
where the source/drain dopant concentration drops to 2 × 1019 cm-3 [24], and was tuned 
separately for bulk-Si FinFETs and SOI FinFETs to maximize the ON-state current Id,sat 
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while meeting the same OFF-state leakage specification (Ioff = 30 pA/ m). In the case of 
SSR FinFETs, the peak location of the punch-through stopper (PTS) doping profile 
(Xfin,peak) was optimized to improve the device performance.  
Leff Optimization Previous work showed that tuning Leff could adjust the tradeoff 
between series resistances and short-channel effect (SCE) [24]. In practice, Leff can be 
tuned by adjusting the gate-sidewall spacer length (Lsp) or the source/drain doping 
gradient. The source/drain gradient was made steep (2 nm/dec) for low parasitic 
source/drain series resistances, hence Leff is tuned by adjusting Lsp for each device 
structure to maximize Id,sat.  
Figure 4.4 shows the simulated dependence of Id,sat on Leff for n-channel FinFETs 
(nFETs) and p-channel FinFETs (pFETs). The optimal values of Leff are 25 nm for the 
n-channel control FinFET, 26 nm for the n-channel SSR FinFET and 24 nm for the n-
channel SOI FinFET. Since the fin channel is lightly doped in the SSR FinFET, it requires 
a larger Leff value to suppress SCE effectively.  
Due to smaller band gap energy of the Si0.5Ge0.5 SEG S/D regions, p-channel FinFETs 
have larger gate-induced drain leakage (GIDL) due to band-to-band tunneling, which can 
dominate OFF-state leakage current. Therefore, larger Leff values are required to suppress 
GIDL effectively for p-channel FinFETs. The optimal values of Leff are 27 nm for the p-
channel control FinFET, 28 nm for the n-channel SSR FinFET and 27 nm for the n-
channel SOI FinFET. Figure 4.5 shows the BTBT rate distributions within the p-channel 
bulk-Si FinFETs in the off state, calculated using Kane’s model [23].  
Figure 4.6 shows the optimized net dopant concentration profiles along the channel 
region, from the source region to the drain region, and the optimized fin channel doping 
profiles, for each of the optimized bulk-Si FinFETs. The buried oxide (BOX) layer in SOI 
FinFETs can effectively eliminate subfin leakage current. Therefore, SOI FinFETs have 
smaller optimal values of Leff: the optimal values of Leff are 24 nm for the n-channel SOI 
FinFET and 27 nm for the p-channel SOI FinFET.  
 
 
 
Fig. 4.4. On-state current (Id,sat) normalized to Weff vs. effective channel length (Leff). 
Longer Leff  values are required to suppress BTBT-induced GIDL effectively for p-channel 
 58
FETs. 
 
 
Fig. 4.5. Band-to-band-tunneling rate contour plots for p-channel FinFETs in the off state 
(VGS = 0V, VDS = VDD) 
 
 
Fig. 4.6. Net dopant concentration profiles along the channel direction, from the source 
region to the drain region, for the optimized control FinFETs and SSR FinFETs.  
 
Punch-through stopper (PTS) Optimization The previous chapter showed that the 
oxygen layers within silicon effectively suppress dopant diffusion, causing dopant atoms 
to pile up; thus, inserting partial oxygen monolayers at a depth corresponding to the base 
of the silicon fin would facilitate the formation of a super-steep retrograde (SSR) fin doping 
profile. Figure 4.7 compares the optimized fin doping profiles for control FinFETs and 
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SSR FinFETs. Since the dopant diffusion blocking effect is greater for boron than that 
for n-type dopants [20], the retrograde doping gradient is 3.3 nm/dec and 6.9 nm/dec for 
n-channel SSR and p-channel SSR FinFETs, respectively. To maximize Id,sat, both the 
peak PTS dopant concentration (Nfin,peak) and the location of the peak (Xfin,peak) were 
separately optimized for n-channel SSR and p-channel SSR FinFETs. The optimal value 
of Xfin,peak was 46 nm and the optimal value of Nfin,peak was 5 × 1018 cm-3 for both n-channel 
SSR and p-channel SSR FinFETs.  
 
 
Fig. 4.7. Optimized fin doping depth profiles for the optimized control FinFETs and SSR 
FinFETs.  
 
Table 4.2 summarizes the key performance parameters for the optimized FinFET 
designs. Threshold voltage (Vth) is extracted based on a constant current criterion of 
100    ×
 eff
 gate
. According to ITRS 2013 specifications, the operating voltage (VDD) should 
be 0.80 V for 7/8-nm low-power technology node [16]. Compared with control FinFETs, 
the lightly doped fin channel regions in SSR FinFETs can provide for higher carrier 
mobility. Therefore, SSR FinFETs provide for 3.6% and 3.8% improvement in Id,sat for 
nFETs and pFETs. The benefits of adopting an SSR channel profile were greater in the 
linear regime (VGS = 0.80 V, VDS = 50 mV): SSR FinFETs provide for 6.7% and 6% 
improvement in Id,sat for nFETs and pFETs. SOI FinFETs have smaller optimal Leff values 
as compared with SSR FinFETs because the BOX layer more effectively eliminates sub-
fin leakage current.  The steeper subthreshold swing and lower drain-induced barrier 
lowering (DIBL = |(Vt,sat – Vt,lin)/(0.80 – 0.05)|) suggest that SOI FinFETs have superior 
electrostatic integrity. Thanks to the reduced S/D parasitic resistances (smaller Leff) and 
superior electrostatic integrity, SOI FinFETs can provide for 3.8% and 2.8% improvement 
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in Id,sat for nFETs and pFETs as compared with SSR FinFETs. The performance 
improvement for pFETs with SOI technology is less than for nFETs due to the smaller 
reduction in Leff. This is because GIDL current becomes dominant in OFF-state leakage 
as a consequence of the smaller band gap energy of the SEG Si0.5Ge0.5 S/D regions for 
pFETs; thus, a larger Leff value is required to meet the OFF-state leakage current 
specification. 
 
 
Control FinFETs SSR FinFETs SOI FinFETs 
n-
channel 
p-
channel 
n-
channel 
p-
channel 
n-
channel 
p-
channel 
VDD (V) 0.8 0.8 0.8 0.8 0.8 0.8 
VDS,lin (V) 0.05 0.05 0.05 0.05 0.05 0.05 
Leff (nm) 25 27 26 28 24 27 
Spacer length Lsp 
(nm) 
7 8 7.5 8.5 6.5 8 
Work function  
(eV) 
4.56 4.67 4.57 4.64 4.58 4.64 
Vt,sat (V) 0.254 -0.273 0.250 -0.258 0.248 -0.253 
Vt,lin (V) 0.288 -0.302 0.279 -0.281 0.278 -0.276 
Id,sat ( A/ m) 266 246 275 255 285 262 
Id,lin ( A/ m) 63 68 67 72 75 70 
SSwing (mV/dec) 68 66 69 67 68 66 
DIBL (mV/V) 45 39 40 31 40 30 
 
Table 4.2. Summary of key performance parameters for the optimized FinFET designs. 
 
4.2.3 Compact Model Calibration 
 
In this section, an analytical compact model for transistor current as a function of applied 
voltages is employed to estimate 6T-SRAM cell performance and yield, following the 
methodology established in [15]. The compact model is based on the short-channel 
MOSFET I-V equations, accounting for channel length modulation (CLM), velocity 
saturation, and bulk charge effects. Due to the lack of predictability of GIDL current, 3-
D device simulation results without GIDL were used to calibrate the compact model, as 
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shown in Figures 4.8 – 10.  
 
 
Fig. 4.8. Comparison of the calibrated compact model (lines) and simulated I-V 
characteristics for n-channel bulk-Si FinFETs.   
 
  
Fig. 4.9. Comparison of the calibrated compact model (lines) and simulated I-V 
characteristics for p-channel bulk-Si FinFETs.   
 
  
Fig. 4.10. Comparison of the calibrated compact model (lines) and simulated I-V 
characteristics for SOI FinFETs.   
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4.3 Variability Study  
 
In this section, the benefits of an SSR fin doping profile which can be achieved with OI 
technology and SOI technology for improving the immunity of FinFET performance to 
variations are investigated. Sources of variations can be categorized as either systematic, 
caused by process variations, or random, caused by intrinsic variations [25, 26]. Process-
induced variations in transistor gate length (Lgate) and fin width (Wfin) are assumed to 
have Gaussian distributions with ± 10%  variation corresponding to three standard 
deviations away from the mean (nominal) value. The effects of process-induced variations 
on transistor threshold voltage (Vth) and OFF-state (Ioff) are shown to be accurately 
predicted by the compact model. Random sources of variations become dominant and can 
limit the IC manufacturing yield as transistors are scaled down toward atomic dimensions 
[27-32]. These random sources of variations include random dopant fluctuations (RDF) 
[13, 33], and gate work function variation (WFV) [29, 30]. The impact of intrinsic 
variations is quantified using the noise-like impedance field method (IFM) [33, 34]. Finally, 
6T-SRAM cell performance and yield as a function of cell operating voltage are estimated 
using the calibrated compact model, to quantify the benefits of OI technology and SOI 
technology, respectively. 
 
4.3.1 Impact of Systematic Variations   
 
Figure 4.11 plots transistor threshold voltage (Vth) and OFF-state (Ioff) vs. Lgate. These 
systematic variations are accurately predicted by the calibrated compact model. With 
Lgate decreasing, the saturation threshold voltage (Vt,sat) and linear threshold voltage 
(Vt,lin) both decrease due to the short-channel effect; whereas the OFF-state leakage 
current (Ioff) correspondingly increases. Due to the steeper subthreshold swing (SSwing) 
values, both SOI and SSR FinFETs show slightly greater sensitivity of Ioff to changes in 
Lgate since log  off  ∝  
    
SSwing
.  
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Fig. 4.11. Effects of gate-length (Lgate) variation on FinFET threshold voltage (Vth) and 
OFF-state leakage current (Ioff). 
 
Figure 4.12 plots the dependencies of Vth and Ioff on the fin width (Wfin). The 
calibrated compact model accurately predicts these systematic variations. With Wfin 
scaling, the electrostatic integrity (i.e., gate control) improves, and the quantum 
confinement effect increases; thus, Vth increases and Ioff decreases.  
 
 64
 
 
Fig. 4.12. Effects of fin-width (Wfin) variation on FinFET threshold voltage (Vth) and 
OFF-state leakage current (Ioff). 
 
    In summary, SOI FinFET technology has slightly greater sensitivity of Ioff to Lgate, WSi 
variations because: (1) SOI FinFET has a slightly steeper subthreshold slope, and log  off   
is proportional to 
   
SSwing
. (2) SOI FinFET technology relies solely on a narrow fin to 
suppress SCEs. 
 
 
 
 65
4.3.2 Impact of Random Variations    
 
In this work, two random sources of variations are considered: random dopant fluctuations 
(RDF), and gate work function variation (WFV). Previous work has identified WFV as 
the dominant contributor to Vth variation for FinFET technology [35]. In this work, the 
gate material is assumed to be TiN with work function distributions taken from [30]. 
Depending on the average dopant concentration, variations in Vth and Ioff due to RDF can 
become significant as the volume of the fin channel region shrinks [36]. Thanks to the 
employment of spacer lithography [37] to define nanometer-scale critical dimensions (Lgate 
and Wfin), gate line-edge-roughness (LER) is not expected to be a significant source of 
random variability in FinFET performance [38]. (In a self-aligned double patterning 
process, the critical dimension is defined by the thickness of a deposited film, which is 
locally very uniform.)  
 
Random Dopant Fluctuations (RDF) Significant variation in threshold voltage can 
be caused by RDF for planar bulk-Si MOSFETs with Lgate less than 0.1  m because of 
the tiny volume of the depletion region resulting in a relatively small amount of dopant 
atoms which determine Vth [13]. The standard deviation of Vth deviation is proportional 
to  
  
  
, where    is the average dopant concentration in the depletion region,   is the 
channel width, and   is the channel length. In this work, RDF-induced variability in 
transistor performance is determined using the noise-like impedance field method [33, 34]. 
The results summarized in Table 4.3 show that both SSR and SOI FinFET technologies 
are barely impacted by RDF since they have relatively light dopant concentration within 
the (fully depleted) fin channel region so that their depletion charge negligibly affect Vth.  
 
Work Function Variation (WFV) To maintain gate control and suppress SCE, the 
equivalent oxide thickness (EOT) of the gate dielectric layer(s) need to be scaled 
commensurately with transistor gate length. However, a high-permittivity (high-k) 
dielectric needs to be used in conjunction with SiO2 to avoid excessive gate leakage due 
to direct tunneling through an ultra-thin dielectric for MOSFETs with EOT < 1 nm. 
Fermi-level pinning at the interface of doped polycrystalline-silicon (poly-Si) and high-k 
material undesirably affects the effective work function of the poly-Si. In addition, remote 
soft optical phonon scattering degrades inversion-layer mobility significantly [39].  
Therefore, a metal gate material must be used together with a high-k dielectric material. 
High-k/metal gate stacks have been used in mass production of CMOS since the 
introduction of Intel’s 45 nm technology [40].  
The work function (WF, in eV) is defined as the minimum energy required to remove 
an electron from the solid material, which equals the sum of bulk chemical potential (due 
to electron-electron correlation and exchange effects) and surface dipole potential. The 
bulk chemical potential is a fixed material property, whereas the surface dipole potential 
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depends on crystalline orientation. Due to the statistical nature of the metal layer 
deposition process, WF of a metal gate electrode suffers from local variations.  
In this work, the random sources of variation (WFV and RDF) are assumed to be 
independent so that the intrinsic Vth variation can be calculated as:  
 
                                     t, total =     t, RDF
 +   t, WFV
                                (4.1) 
 
Table 4.3 summarizes the impacts of random sources of variations on   t, sat,   d, sat, 
and   off. Note that WFV has a dominant effect. Thanks to a lightly doped fin channel 
region (1 ×  10   cm-3), both SSR and SOI FinFET technologies can be seen to be barely 
affected by the RDF. Overall, both SSR and SOI FinFET technologies are shown to be 
relatively immune to random sources of variations compared with conventional heavily 
doped bulk-Si (control) FinFETs.  
 
 
Control FinFETs SSR FinFETs SOI FinFETs 
n-
channel 
p-
channel 
n-
channel 
p-
channel 
n-
channel 
p-
channel 
  t, sat 
(V) 
RDF-induced 16 13.4 2.1 2.5 1.21 0.86 
WFV-
induced 
23.2 23.4 23.7 22.9 23.2 22.5 
Total 28.2 27.0 23.8 23.0 23.2 22.5 
  d, sat 
(  /  ) 
RDF-induced 10.9 13.7 4.6 7.8 2.64 2.56 
WFV-
induced 
13.2 12.8 13.6 12.4 14.38 12.49 
Total 17.1 17.3 14.4 14.7 14.62 12.75 
  off 
(p /  ) 
RDF-induced 8.3 7.1 1.9 1.5 1.22 0.96 
WFV-
induced 
13.8 12.3 13.7 11.6 13.8 11.8 
Total 15.9 14.2 13.8 11.7 13.9 11.8 
 
Table 4.3. Random sources of variations induced variability in  t, sat,  d, sat and  off 
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4.4 6T-SRAM Performance and Yield 
 
Reduction in 6T-SRAM cell variability is crucial to lowering the power supply voltage 
(VDD) and hence reducing power consumption. In this section, two 6T-SRAM performance 
metrics, the read static noise margin (SNM) and the writability current (Iw), are first 
introduced. The calibrated compact model [41] is used instead of the computationally 
expensive mixed-mode TCAD device simulations to accurately calculate these metrics. To 
find the minimum 6T-SRAM cell operating voltage (VDD,min), the sensitivities of SNM 
and Iw to variations in device parameters XI,  SNM  XI
  , and 
 Iw
 XI
  , are calculated to 
determine the minimum variability that cause either read or write failure as a function of 
the cell operating voltage.  
 
4.4.1 6T-SRAM Cell Performance  
 
An SRAM array consists of many cells (each cell stores one bit of information) arranged 
in rows and columns. Figure 4.13 schematically illustrates the 6T-SRAM cell architecture, 
which comprises two cross-coupled inverters. Each inverter consists of one p-channel “pull-
up” (PU) transistor with its source tied to VDD and one n-channel “pull-down” (PD) 
transistor with its source tied to ground. Two n-channel “pass-gate” (PG) transistors are 
used to connect the left and right internal storage nodes CH and CL to the left and right 
bit lines BL and BL     , respectively. SRAM cells in the same column share the same BL 
and BL      bit lines. For each SRAM cell, a single wordline WL is used to control the PG 
transistors.  
 
 
Figure 4.13. Circuit diagram of the 6T-SRAM cell design. 
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Read Static Noise Margin (SNM) The SNM is defined as the minimum amount of 
noise (change in voltage) required to disturb the cell, and quantitatively measures the 
robustness of an SRAM cell against a read disturb error. During a Read operation, both 
BL and BL      are precharged to VDD. Then WL is pulsed with a high voltage to turn on 
the PG transistors. Therefore, the bit lines are connected to the internal storage nodes, 
so that the bit line connected to the internal node storing a logic “0” (with a low voltage) 
is discharged through its corresponding PG and PD transistors, as shown in Figure 4.14. 
The SNM is extracted from the “butterfly plot” of the voltage transfer curves (VCH vs. 
VCL, and VCL vs. VCH) for the cross-coupled inverters during a Read operation, as 
illustrated in Figure 4.15.  
 
  
 
Fig. 4.14. Current flow in a 6T-SRAM cell during a Read operation. The CH node stores 
a logic “0” so that the BL is discharged through PG transistor 3 and PD transistor 1. If 
the voltage at CH rises above the tipping point of the opposite inverter so that PG 
transistor 2 turns on, it can flip to the “1” state erroneously [15]. 
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Fig. 4.15. The Read Static Noise Margin (SNM) corresponds to the length of the largest 
square that can be fitted within the smaller “lobe” of the butterfly plot [15].  
 
To ensure a successful Read operation, it is desirable to have a larger cell beta ratio, 
defined as the ratio of PD transistor ON-state current to PG transistor ON-state current, 
such that the PD transistor has less ON-state resistance than the PG transistor. For 
conventional planar MOSFET technology, the cell beta ratio can be finely tuned by 
changing the drawn channel widths of the PD and PG transistors. However, for FinFET 
technology, the cell beta ratio can only be adjusted coarsely by adjusting the number of 
fins (connected in parallel between source and drain regions) in each device. Therefore, 
strong read stability is achieved by employing more fins for the PD devices than for the 
PG devices for FinFET technology.  
 
Writability current (Iw) C. Wann of the IBM group proposed Iw [42] as a quantitative 
gauge to assess the immunity of the SRAM cell against write failure. During a Write 
operation, then WL is pulsed with a high voltage to turn on the PG transistors. To write 
information into internal storage nodes from BL and BL      (carrying complementary logic 
values, i.e., high and low voltages), the bit line at low voltage will discharge the internal 
storage node through the corresponding PG transistor, as illustrated in Figure 4.16. The 
PG transistor must be stronger than its corresponding PU transistor which tries to retain 
a high voltage on the internal storage node. The Iw is the minimum amount of current 
flowing out of this internal storage node during the discharging from VDD toward ground 
potential, as shown in Figure 4.17. The cell gamma ratio is defined as the ratio of PG 
transistor ON-state current to PU transistor ON-state current. A larger gamma ratio 
is desirable for strong robustness against write failure. For planar MOSFET technology, 
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this can be achieved by adjusting the drawn channel widths of the PG and PU transistors. 
However, the gamma ratio can be only tuned coarsely by adjusting the number of fins 
(connected in parallel between source and drain regions) in each device.  
  
Fig. 4.16. Current flow in a 6T-SRAM cell during a Write operation. The CH node is 
storing a logic “1” and must be discharged through PG transistor 3; hence is resisted by 
PU transistor 5. A write failure occurs if the PU transistor is stronger than the PG 
transistor. 
 
  
Fig. 4.17. The Writability current (Iw) of a 6T-SARM cell corresponds to the local 
minimum of either the “write-N” curves ICH vs. VCH and ICL vs. VCL. These curves are 
generated by sweeping VCH or VCL and measuring the nodal current at CH or CL, 
respectively, during a Write operation.  
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4.4.2 FinFET-based 6T-SRAM Cell Designs  
 
For FinFET technology, the 6T-SRAM cell gamma ratio and beta ratio can only be tuned 
coarsely by adjusting the number of fins (connected in parallel between source and drain 
regions) in each device. It can be seen from Table 4.2 that pFETs have higher drive 
current as compared with nFETs because the hole mobility is higher on {110} fin sidewall 
surfaces [43], uniaxial stress is more effective for boosting hole mobility [44], and the 
performance benefits of embedded-SiGe S/D regions for pFETs [45]. Previous research 
showed that the performance improvements in pFETs (PU transistors) degrade 6T-
SRAM write-ability, thus stronger PG devices are needed to counteract this effect [6]. In 
turn, better read stability can be ensured by using more fins for the PD transistors than 
for the PG transistors. In this section, the performance and yield of 1-1-1, 1-2-2, and 1-
3-3 6T-SRAM cell designs are studied via calibrated compact model mentioned above, 
which are consistent with TSMC’s 16-nm FinFET technology [46]. The 1-3-3 cell design 
comprises 1-fin PU, 3-fin PD, and 3-fin PG devices.  
Compact Modeling of Read SNM & Iw Read stability and write-ability are gauged 
by the read SNM and Iw metrics derived from the butterfly plot and write N-curve 
generated using the calibrated compact model. Figure 4.18 shows the modeled butterfly 
curves for 1-3-3 FinFET 6T-SRAM cell design. The read SNM for the SSR FinFET 
technology is comparable to that for the control FinFET technology. An SOI FinFET 
technology has slightly greater read SNM due to stronger PD nFETs compared with an 
SSR FinFET technology. Read SNM is generated from the inverter VTCs obtained by 
applying Kirchhoff’s Current Law (KCL), for example:  
 
 D1( GS =  CL,  DS =  CH) =  D3( GS =  WL −  CH,  DS =  BL −  CH) 
                                                +  D5( GS =  CL −  DD,  DS =  CH −  DD)          (4.2) 
 
 
 
Fig. 4.18. Modeled butterfly curves for 1-3-3 6T-SRAM bit cells with bulk-Si FinFET 
technology (left) and SOI FinFET technology (right). Lines represent compact model 
simulated butterfly curves for SSR FinFET technology in both figures for comparison.   
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Iw is determined iteratively from calculating the ICH vs. VCH and ICL vs. VCL curves 
corresponding to write “0” and write “1” operations, respectively:  
 
 CH =   D3( GS =  WL,  DS =  CH) −  D5( GS =  CL −  DD,  DS =  CH −  DD) 
                                                                  +  D1( GS =  CL,  DS =  CH)        (4.3) 
 
Figure 4.19 shows the modeled write N-curves for 1-3-3 6T-SRAM bit cells. Because 
the SSR FinFET technology has a slightly larger gamma ratio (1.08) than the control 
FinFET technology (1.06), the SSR FinFETs provide for better write-ability. Table 4.4 
summarizes the nominal read SNM and Iw for FinFET-based SRAM cells.  Thanks to the 
stronger PD nFETs and slightly larger gamma ratio, the SOI FinFET technology has 
slightly greater read SNM and Iw as compared with the control FinFET technology and 
the SSR FinFET technology. Figure 4.20 compares the alpha ratio (i.e., 
1
gamma ratio
) of 7/8-
nm SOI/SSR FinFET technologies studied in this work with that for previous technology 
nodes [46]. It is evident that the introduction of SiGe S/D regions in PFET increases 
alpha ratio (decreases gamma ratio) by boosting PFET Id,sat, resulting in a decrease in 
write-ability.  
 
 
 
Fig. 4.19. Modeled write N-curves for 1-3-3 6T-SRAM bit cells with bulk-Si FinFET 
technology (left) and SOI FinFET technology (right). Lines represent compact model 
simulated write N-curves for SSR FinFET technology in both figures for comparison.   
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Cell Design 
Control 
FinFETs 
SSR FinFETs SOI FinFETs 
SNM 
(mV) 
Iw ( A) 
SNM 
(mV) 
Iw ( A) 
SNM 
(mV) 
Iw ( A) 
1-1-1 163 15 162 16 166 116 
1-2-2 149 34 148 36 154 37 
1-3-3 142 54 141 55 148 58 
 
Table 4.4. Summary of FinFET-based 6T-SRAM cell performance metrics (at VDD = 
0.80 V) 
 
 
 
Fig. 4.20. Comparison of alpha ratio for simulated devices and reported technology 
(triangles: simulated 7/8-nm SOI and SSR FinFET technologies in this work; circles: data 
from [46]). 
 
4.4.3 6T-SRAM Cell Yield Estimation   
 
Systematic and random sources of variations induced transistor performance variability 
can result in read SNM < 0 V (read disturb) or Iw < 0 A (write failure) for a 6T-SRAM 
cell. Cell sigma is defined as the minimum total number of standard deviations from 
nominal values of Lgate, Wfin, and/or Vt,sat for each of the 6 transistors in a 6T-SRAM cell, 
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that causes a read SNM < 0 V or Iw < 0 A. In this work, both process variations assuming 
3  deviation corresponding to ±10% variation in nominal Lgate, Wfin values and random 
sources of variations including RDF and WFV are considered to model cell sigma in a 
multi-dimensional variation space. In this variation space, each dimension corresponds to 
one device parameter, and the probability of occurrence decreases with increasing 
deviation from the nominal value. There exists a region corresponding to combinations of 
the transistor parameter variations which cause read disturb or write failure, referred to 
as the surface of failure. The read SNM cell sigma is defined as the shortest distance 
from the origin (nominal device parameter values) to this surface of failure.   
Figure 4.21 shows both read SNM and Iw degrade with decreasing VDD. Since SiGe 
S/D regions increase the alpha ratio significantly, write-margin degradation has become a 
particularly severe problem. Figure 4.22 directly compares cell sigmas of SSR FinFET vs. 
that of SOI FinFET SRAM bit cells, for 1-1-1, 1-2-2, and 1-3-3 cell designs.  
 
 
 
 
 
Fig. 4.21. Compact model predicted SNM, Iw vs. VDD, VDD is reduced from 0.80 V to 
0.30 V in 50 mV step [2].  
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Fig. 4.22. Read SNM yield vs. write-ability current yield, for the 1-1-1, 1-2-2, and 1-3-3 
6T-SRAM bit cells with SOI FinFETs or SSR FinFETs, VDD is reduced from 0.80 V to 
0.38 V in 60 mV step.  
 
VDD,min, the minimum 6T-SRAM cell operating voltage, is defined as the lowest VDD 
that meets the six-sigma yield requirement for both Read and Write operations. Table 4.5 
summarizes VDD,min for various 6T-SRAM cell designs. Lowest VDD,min is found to be 0.39 
V and 0.40 V, respectively, for 1-3-3 bit cells implemented with SOI FinFETs and SSR 
FinFETs. 1-1-1, 1-2-2, and 1-3-3 bit cells implemented with SOI FinFETs and SSR 
FinFETs are projected to enable cell operating voltage VDD,min below 0.50 V. SOI FinFET 
technology only provides up to 20 mV (4.35%) reduction in VDD,min for 1-2-2 bit cells; SOI 
FinFET technology only provides up to 10 mV (2.5%) reduction in VDD,min for 1-3-3 bit 
cells as compared with SSR FinFETs. Both SSR and SOI FinFET technologies can be 
seen to provide significant improvement compared with heavily-doped bulk-Si (control) 
FinFET technology: 16.67% and 16.67% improvement for 1-1-1 bit cells; 18.5% and 15.0% 
for 1-2-2 bit cells; 15.2% and 13.0% improvement for 1-3-3 bit cells.  
 
Cell Design 
Control FinFETs 
VDD,min (V) 
SSR FinFETs 
VDD,min (V) 
SOI FinFETs 
VDD,min (V) 
1-1-1 0.60 0.50 0.50 
1-2-2 0.54 0.44 0.46 
1-3-3 0.46 0.39 0.40 
Table 4.5. Comparison of minimum 6T-SRAM cell operating voltage for various FinFET-
based cell designs. 
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4.5 Summary 
 
OI technology can facilitate the formation of a super-steep retrograde fin channel doping 
profile, which can overcome the scaling challenges faced by the conventional bulk-Si 
FinFET technology, achieving higher Ion/Ioff ratios and reducing the sensitivity of device 
performance to systematic and random sources of variations. The SSR FinFET technology 
is benchmarked against SOI FinFET technology. Both SSR FinFET and SOI FinFET 
technologies can reduce random sources of variations induced   t,sat  below 25 mV, 
whereas SOI FinFET technology provides slightly stronger robustness against RDF. 
Thanks to the reduced transistor performance variations, both SSR and SOI FinFET 
technologies are projected to facilitate reductions in the minimum cell operating voltages 
(by as much as 100 mV compared with the control FinFET technology). However, due to 
the marginal improvement in mitigating transistor performance variations, SOI FinFET 
technology only provides for slightly smaller VDD,min for 1-2-2, and 1-3-3 bit cells, and 
same VDD,min for 1-1-1 bit cells. This study demonstrates that both SSR and SOI FinFET 
technologies can extend CMOS scaling beyond the 10-nm node, while SSR FinFET 
technology is prominent as a cheaper alternative to SOI FinFET technology for low-power 
7/8-nm technology node.  
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Chapter 5  
 
Schottky Barrier Height Modification 
via Oxygen Insertion Technology 
 
In this chapter, the effects of oxygen-insertion (OI) technology and low-energy fluorine 
(F) implantation on the Schottky barrier height (Φ  ) of a Pt/Ti/p-type Si metal-
semiconductor (M/S) contact are presented. Both oxygen-insertion (OI) layers and F 
demonstrated to reduce Φ   due to Ti2p and Si2p binding energy shifts before forming 
gas anneal (FGA), and due to retarded Pt diffusion into Si (facilitating low-Φ   Pt mono-
silicide formation) during FGA. OI layers are found to be more effective than a F implant 
for reducing Φ   , suggesting that BF2 ion implantation should be avoided for the 
formation of p-type source/drain (S/D) regions in p-channel MOSFETs.  
 
5.1 Introduction 
 
To maintain the pace of transistor density scaling according to Moore’s law, the contacted 
gate pitch (CGP) must be scaled by 0.7× for each new technology node. This is achieved 
by scaling down the channel length (   ), the gate-sidewall spacer length (   ), and the 
length of the S/D regions. This means that the M/S contact area must be scaled down, 
resulting in larger contact resistance (    ); also, the S/D junction depth must be scaled 
proportionately with     , which also increases parasitic resistance (            ) that 
diminishes the performance gain brought by gate-length (       ) scaling.             
degrades transistor performance by lowering transconductance (  ) and ON-state current 
(  ,   ) as a result of reduced gate overdrive voltage (    =      −     ), resulting in slower 
integrated circuit (IC) “chip” operating speed. Figure 5.1 schematically illustrates parasitic 
resistance components for an ultimately scaled CMOS transistor. The scaling ratio of each 
region represents a tradeoff. Shallower S/D regions result in larger S/D parasitic resistance 
(   ), contact resistance (    ), and silicide resistance (    ). A shorter     can help 
mitigate this issue, at the cost of higher parasitic gate resistance (     ) due to poorer 
replacement gate filling. As CMOS transistor dimensions are scaled down toward the 
atomic limit,      is an increasingly significant performance limiter [1, 2]. To reduce     , 
two aspects of the M/S contacts must be improved: S/D active dopant concentration (   ) 
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and Schottky barrier height (Φ ).  
 
 
 
Fig. 5.1. Parasitic resistances components for an ultimately scaled MOS transistor 
(adapted from [1]). 
 
Research efforts to reduce      have followed different approaches : (1) increase the 
S/D active dopant concentration through solid phase epitaxial (SPE) recrystallization of 
implanted semiconductor regions [3-5]; (2) maximize the real contact area by removing 
highly-resistive residues using an optimized reactive-ion etching (RIE) cleaning process 
[6]; (3) reduce SBH (Φ ) by inserting an ultra-thin interfacial layer (i.e., forming an MIS 
structure) to de-pin the Fermi level [7-10] and/or by tuning the metal work-function [11, 
12].  
To reduce      and thereby provide for improved CMOS transistor performance, the 
preferred choice of metal for S/D contact formation has changed over the past few decades. 
In the earliest CMOS technology, aluminum (Al) was commonly used to form Al/Si 
contacts [13]. It was replaced by TiSi2 due to the Al spiking problem [14]. Lower resistivity 
CoSi2 and Ni-Pt monosilicide were subsequently introduced to replace TiSi2 [15]. With 
the advent of FinFET structures at the 22 nm technology node, the semiconductor 
industry returned to Ti-based contacts [16]. Ti has a low work-function value of 4.33 eV 
[17], resulting in a larger SBH (Φ    ≅  0.70   ) for p-type contacts and a smaller SBH 
(Φ    ≅   0.42   ) for n-type contacts [18]. In this work, the effects of OI layers and a low-
energy F implant on the SBH of a Pt/Ti/p-type Si system (Φ   ) are investigated 
experimentally. The effects of OI layers and F on chemical-bond energy, 
metal/semiconductor intermixing, and metal-silicide formation during FGA are discussed.  
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5.2 Schottky Barrier Height Extraction 
 
5.2.1 Schottky Diode Fabrication  
 
To extract Φ  , back-to-back Schottky diodes were fabricated on top of (100) p-type 
control and OI silicon wafer substrates. Some wafers received a 2.5 keV, 1 × 10   cm-2  F 
implant with 7-degree tilt/0-degree rotation to study the effects of F. All wafers were 
diced into 2 × 2 cm2 pieces. The chips were first cleaned in a sulfuric peroxide mixture 
(H2SO4: H2O2) bath at 120 oC for 10 minutes followed by a dip in dilute hydrofluoric acid 
(DHF) solution (10:1 H2O:49% HF) until the surface became hydrophobic. Afterwards, 
the samples were immediately rinsed with de-ionized (DI) water. To recrystallize the 
amorphized Si lattice, F-implanted samples received a 1050 oC spike anneal in inert N2 
ambient following the chemical cleaning.  
The OI samples have four partial monolayers of oxygen inserted into the crystalline 
Si substrate as shown in Figure 5.2. The 1.6 nm-thick Si cap layer serves to protect the 
OI layers from the strong O gettering effects of Ti [19].  
 
 
 
 
Fig. 5.2. Schematic cross-sectional view of the 6nm-thick OI region in the OI silicon wafer 
samples used in this work.  
 
Figure 5.3 illustrates the fabrication process used to form back-to-back Schottky diode 
test structures on the sample (chip) surface, with    ranging from 100  m to 160  m and 
   ranging from 120  m to 200  m, respectively. First, a low-temperature (350oC) PECVD 
230 nm-thick SiO2 layer was deposited onto the cleaned substrate surfaces. This oxide 
layer subsequently serves to protect the Si surface from being etched by the TMAH-
containing photoresist developer solution. Next, a 400 nm-thick lift-off resist (LOR-3A) 
layer and a 2  m-thick g-line resist layer were spin-coated onto the sample surface in a 
HeadwayTM photoresist spinner. Afterwards the bi-layer photoresist stack was patterned 
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by photolithography. Then the metal/Si contact regions were exposed by removing the 
LTO layer in DHF (10:1 H2O:49% HF) solution for 7 minutes. Next, metal films (3 nm 
Ti followed by 10 nm Pt) were deposited by e-beam evaporation. The 3 nm Ti layer has 
superior interfacial adhesion while the Pt layer has ultrahigh conductivity and serves as 
a probe layer.  
 
 
Fig. 5.3. Fabrication process flow for Schottky diode test structures. 
 
5.2.2 Electrical Measurements  
 
Based on thermionic emission theory [20], the reverse saturation current density ( 0) for 
a Schottky diode is given by:  
 
                                        0 =   
∗∗     (− Φ /   )                                  (5.1) 
 
where  ∗∗ is Richardson’s constant, Φ  is Schottky barrier height (SBH), and   is the 
absolute temperature in Kelvin.  
It can be seen from Eq (5.1) that  0  is exponentially dependent on Φ  . This 
correlation allows Φ  to be extracted from measurements of the temperature-dependent 
electrical current-voltage (IV) characteristics of Schottky diodes: 
 
                                       Φ  =  
   
 
[ln ( ∗∗) − ln (
  
  
)]                                  (5.2) 
 
Figure 5.4 illustrates the experimental setup used for Schottky diode IV 
measurements in this work.  
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Fig. 5.4. Schottky diode IV measurement: (a) experimental setup, the applied voltage on 
probe 2 was swept from 0 V to 0.5 V with probe 1 grounded. (b) example IV curves for 
back-to-back Schottky diodes (   = 120    and    = 140   ), measured at 300 K. 
 
Figure 5.5 shows Richardson plots (ln (
  
  
) vs. 
    
 
) for control and OI samples within 
the temperature range of 220 K (-53.15 ℃) to 310 K (-36.85 ℃). The experimental data 
were fitted to straight lines using the least squares method, then the slope values were 
used to extract Φ   . The extracted Φ   value for the control sample (691 meV) is 
consistent with previously reported values for Ti/p-type Si contacts (Φ   ≅ 700 meV). 
This suggests that the 3 nm-thick Ti layer continuously covers the semiconductor surface 
in the contact region. A comparison between the extracted Φ   values for control and OI 
samples indicates that the OI layers result in lower Φ   by 27 meV. Because of this, the 
Schottky diode saturation current (  ) is higher for the OI sample. These results indicate 
that by inserting partial oxygen layers near to the Si substrate surface,      of a p-type 
Ti/Si contact can be lowered. 
 
Fig. 5.5. Richardson plots for OI and control samples.  
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Thermal annealing in forming gas (a gaseous mixture of N2 and H2) is commonly 
used to passivate interface states for S/D contact formation to help reduce parasitic 
resistances [21, 22]. In this work, samples were subjected to a 5-minute, 300 ℃ anneal in 
10% H2, 90% N2 forming gas in a conventional rapid thermal processing (RTP) system 
(AccuThermoTM 610). Figures 5.6 and 5.7 show Richardson plots for un-implanted and 
F-implanted samples after FGA treatment. It can be seen that OI samples have lower 
Φ   than control samples regardless of whether they had undergone F implant or FGA. 
Table 5.1 provides a summary of Φ   values for all samples. A comparison of the values 
before vs. after FGA indicates that both OI layers and F can enhance FGA-induced 
Φ   reduction. However, FGA can reduce Φ   by more than 50% (664 meV  330 meV) 
with the presence of OI layers, whereas FGA only reduces Φ   by 3.7% (563 meV  542 
meV) with the presence of F. The OI FGA sample has the lowest Φ   (330 meV) among 
all the samples, suggesting that OI technology is more beneficial than F implantation for 
reducing p-type contact resistance. 
 
Fig. 5.6. Richardson plots for OI and control samples after FGA.  
 
Fig. 5.7. Richardson plots for F-implanted OI and control samples after FGA.  
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Sample 
Φ   (   ) 
Before FGA After FGA 
Un-implanted control 691 589 
Un-implanted OI 664 330 
F-implanted control 563 542 
F-implanted OI 482 423 
 
Table 5.1. Comparison of extracted Φ   values for samples before and after FGA.  
 
5.3 Oxygen Gettering Mechanism   
 
To gain insight into the mechanisms for lower Φ   in the presence of OI layers and F, 
secondary ion mass spectrometry (SIMS) and X-ray photoelectron spectroscopy (XPS) 
analyses were performed to elucidate the effects of oxygen and fluorine on Ti and Pt 
diffusion into Si, as well as on Pt silicidation. 
Ti is a strong oxygen getter, and is typically used to remove O contaminants in 
standard CMOS fabrication processes [19]. At room temperature, Ti reacts with SiO2 to 
form TiO2: Ti + SiO2  TiO2 + Si. The gettering process is accelerated at elevated 
temperatures. Figure 5.8 plots the O concentration profiles in OI samples before and after 
FGA. An O peak was observed in the top 3 nm-thick Ti layer even for the unannealed OI 
sample. This is likely due to the gettering of background O contamination during the e-
beam evaporation process. A comparison between unannealed and annealed OI samples 
reveals that the OI layers lost some O atoms during FGA due to O gettering by Ti.  
 
Fig. 5.8. Oxygen concentration profiles in OI samples before and after FGA, from 
SIMS analyses. The green line delineates the location of the Ti/Si interface. Figure 5.9 
compares the O concentration profiles in control and OI samples before FGA. The O peak 
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in the Ti layer is similar for the control and OI samples.   
 
Fig. 5.9. Oxygen concentration profiles in OI and control samples before FGA, from SIMS 
analyses. The green delineates the location of the Ti/Si interface.  
Figure 5.10 compares the O concentration profiles in control and OI samples after 
FGA. Due to FGA-enhanced O gettering, the O level in the Si substrate is much lower 
for the control sample than for the OI sample. This suggests that that Si-O bonds in the 
OI layers can help to retain O atoms, which can modify Φ  . 
 
Fig. 5.9. Oxygen concentration profiles in OI and control samples after FGA, from SIMS 
analyses. The green line shows the location of the Ti/Si interface. 
Previous studies identified the important role of interfacial chemistry to determine 
SBH [23-26]. In this work, XPS analyses were performed for the Pt/Ti/p-type Si system 
to study the interfacial chemical state and composition. 
 
Table 5.2 lists the Ti 2p3/2 binding energies of common chemical states [27-29]. Higher 
values of Ti 2p3/2 binding energy are associated with Ti-O and Ti-N bonds. Therefore, it 
can be expected that O gettering of Ti (Ti-O bonding) results in a shift in the Ti 2p3/2 
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core energy level. Figures 5.11 and 5.12 plot XPS spectrum data of Ti 2p peaks at the 
Ti/Si interface for control and OI samples before FGA. Because of O gettering, the Ti 
2p3/2 peak energy levels are higher than the ideal reference value (454.1 eV for pure Ti 
metal) [27] by 0.4 eV and 0.9 eV for control and OI samples, respectively. These values 
of Ti 2p3/2 core energy level are much smaller than that for TiO2, indicating TiOx (x < 
2) formation at the Ti/Si interface. It can be expected that OI layers facilitate TiOx 
formation since they are a source of additional O atoms, so that OI technology helps to 
change the Ti chemical state at the Ti/Si interface.  
 
Chemical State Binding Energy Ti 2p3/2 (eV) 
Pure Ti metal 454.1 
TiN 454.9 
TiO2 458.5 
 
Table 5.2. Ti 2p3/2 binding energy values for common chemical states of Ti 
 
 
 
Fig. 5.11. XPS spectrum data for Ti 2p peaks (Ti 2p3/2 and Ti 2p1/2) for control sample 
before FGA.  
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Fig. 5.12. XPS spectrum data of Ti 2p peaks (Ti 2p3/2 and Ti 2p1/2) for OI sample before 
FGA. 
 
Previous work also discovered a correlation between the Ti chemical state and Ti/Si 
SBH [18]. It was hypothesized that an increase in Ti 2p3/2 core energy level corresponds 
to the work function of Ti moving closer to the Si valence band edge (  ), which is 
beneficial for reducing Φ  . The reduction in Φ   by 27 meV (cf. Fig. 5.5) is consistent 
with the observed shift in the Ti 2p3/2 energy level due to Ti-O bond formation.  
 
5.4 Pt Diffusion and Silicidation 
 
Electrical measurements showed that FGA treatment can reduce Φ   significantly, 
increasing back-to-back Schottky diode current flow for the Pt/Ti/p-type metal-silicon 
contact. The FGA thermal budget (5-minutes, 300 ℃ ) is insufficient to cause Ti 
silicidation, for which the lowest reported reaction temperature is 400 ℃ [30]. At room 
temperature, the 3 nm-thick Ti layer can serve as an effective barrier to Pt diffusion into 
the Si substrate to prevent Pt silicidation. During FGA, Pt diffusion across the thin Ti 
interlayer into the Si substrate can occur via a grain boundary enhanced diffusion 
mechanism [31], causing Pt silicide formation [32]. To understand the impacts of OI layers 
and F on Pt diffusion and Pt silicide formation, SIMS and XPS analyses were performed 
on samples that underwent FGA treatment.  
 
5.4.1 Pt Diffusion into Si 
 
Figure 5.13 plots the Pt concentration profiles for control and OI samples after FGA. 
  90
It can be seen that FGA causes a significant amount of Pt diffusion into the Si substrate 
for both samples. Previous work on Pt diffusion showed that O contamination (in the 
form of a 2 nm-thick discontinuous SiO2 layer) at the Pt/Si interface can reduce Pt 
diffusion into the Si [32]. It was hypothesized that the thin oxide layer serves as a Pt 
diffusion barrier because the dominant Pt diffusion mechanism at low temperatures (200 
– 325 ℃) is grain boundary diffusion. The difference in Pt concentration profiles for the 
control sample vs. the OI sample shows that OI layers can retard Pt diffusion into the Si 
substrate, i.e., O atoms inserted interstitially into the crystalline Si lattice also can form 
a Pt diffusion barrier.  
 
Fig. 5.13. Pt concentration profiles (log scale) from SIMS analyses, for control and OI 
samples after FGA. Notice that for the OI sample, Pt diffusion into Si is reduced as 
compared with the control sample.  
 
Previous studies showed that the presence of F helps to reduce Pt diffusion into Si 
because of the “fluorine buffer” effect during high temperature (400 − 850 ℃) anneals [33, 
34]. It is therefore expected that the presence of F reduces Pt diffusion into Si at lower 
temperatures. A comparison of Pt concentration profiles for un-implanted vs. F-implanted 
samples is shown in Figure 5.14. The F implant was found to reduce Pt diffusion into Si 
during FGA for both the control and the OI samples. However, the F-induced reduction 
in Pt diffusion is enhanced significantly in the presence of OI layers (F-implanted OI FGA 
sample). To elucidate why OI layers enhance the “fluorine buffer” effect, F concentration 
profiles before and after thermal anneals (the 1050 oC spike anneal prior to Schottky diode 
fabrication, and the 300oC FGA) are plotted in Figure 5.15. Due to high F diffusivity in 
silicon, the F concentration profile for the control FGA sample shows a typical “double-
peak” consistent with previous studies of low-energy F implants [35]. However, this 
“double-peak” is not seen in the OI sample because F diffusion into the Si substrate is 
blocked by the OI layers [36, 37]. Previous work found that the F concentration must 
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exceed a certain level in order for F to effectively reduce Pt diffusion into Si [34]. Since 
the OI layers result in higher F concentration near the silicon surface, OI technology 
enhances the “fluorine-buffer” effects. This explains why the F-implanted OI FGA sample 
has the shallowest Pt depth profile among all F-implanted samples after FGA (cf. Figure 
5.14). 
 
 
Fig. 5.14. Pt concentration profiles (log scale) from SIMS analyses for unimplanted (solid 
lines) and F-implanted (dashed lines) samples after FGA. Pt diffusion into the Si substrate 
is dramatically reduced in the presence of OI layers.  
 
 
Fig. 5.15. F concentration profiles (log scale) from SIMS analyses before and after 
annealing (1050℃ recrystallization spike anneal and 5-minute 300℃ FGA).  
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5.4.2 Pt Silicide Phase 
 
XPS analyses were performed to study the effects of OI layers and F on Pt silicidation 
during FGA. Table 5.3 provides a summary of common Pt 4f7/2 chemical states. Upon 
bonding with O (oxidation) and Si (silicidation), the Pt 4f7/2 core energy level shifts to 
larger values. Figures 5.16 and 5.17 plot XPS spectrum data for Pt 4f peaks at the original 
Si substrate surface for un-implanted samples after FGA. Based on the extracted Pt 4f7/2 
binding energy shits (+1.11 eV for control FGA sample, +1.25 eV for OI FGA sample), 
it can be deduced that FGA caused Pt2Si formation in the un-implanted control sample 
while it caused PtSi formation in the un-implanted OI sample. Previous research reported 
a PtSi/Si Φ   of 320 meV [38], consistent with the extracted Φ   of 330 meV for the OI 
FGA sample.   
 
Chemical State Binding Energy Pt 4f7/2 (eV) 
Pure Pt metal 71.0 
Pt2Si 72.11 
PtSi 72.25 
PtO 72.4 
PtO2 74.9 
 
Table. 5.3. Pt 4f7/2 binding energy values for common chemical states of Pt 
 
 
Fig. 5.16.  XPS spectrum data of Pt 4f peaks for control FGA sample.  
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Fig. 5.17. XPS spectrum data of Pt 4f peaks for OI FGA sample.  
 
Figures 5.18 and 5.19 plot XPS spectrum data of Pt 4f peaks at the original Si 
substrate surface for F-implanted samples after FGA. For the control sample, F increases 
the Pt 4f7/2 core energy level by 20 meV, from +1.11 eV to +1.13 eV. In contrast, F 
reduces the Pt 4f7/2 core energy level from +1.25 eV to +1.18 eV for the OI sample. Based 
on Table 5.3, these results suggest PtxSi (1 < x < 2) formation. It was shown in previous 
studies that a larger shift of the Pt 4f7/2 core level indicates more low-Φ   Pt monosilicide 
formation, whereas a smaller shift indicates more high-Φ   Pt-rich silicide formation [38]. 
Consistent correlations between Pt 4f7/2 core level shifts and Φ   were observed in this 
work. For the control sample after FGA, F reduces Φ   by 47 meV (589 meV  542 
meV); in contrast, for the OI sample after FGA, F increases Φ   from 330 meV to 423 
meV. These results show that Φ   is very sensitive to the Pt silicide phase. 
It is worth noting here that previous work found that the normal sequence of Pt 
silicidation is Pt  Pt2Si  PtSi, and that 300 ℃ is insufficient to form PtSi [38, 39]. 
Pt2Si forms first, and converts to PtSi upon sufficient supply of Pt atoms at high 
temperature (~ 700 ℃). It was also shown that a thin oxide layer at the Pt/Si interface 
can reduce Pt diffusivity, enabling Pt2Si  PtSi conversion at temperature much lower 
than 700 ℃ [32]. Because both F and OI layers reduce Pt diffusion, there is insufficient 
supply of Pt atoms for PtSi formation in the F-implanted OI FGA sample as compared 
with the OI FGA sample.  
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Fig. 5.18. XPS spectrum data of Pt 4f peaks for F-implanted control FGA sample.  
 
 
Fig. 5.19. XPS spectrum data of Pt 4f peaks for F-implanted OI FGA sample.  
 
5.5 Summary 
 
Both OI technology and F implantation are found to reduce Φ   for a Pt/Ti/p-type 
Simetal-semiconductor contact because of enhanced Ti 2p core energy level shifts. OI 
technology is demonstrated to be more effective, reducing Φ   by more than 50%, from 
664 mV to 330 meV, after FGA. With OI technology, BF2 implantation should be avoided 
for p-type S/D doping to achieve the lowest Φ  .  
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Chapter 6   
Conclusion 
 
6.1 Summary  
 
After five glorious decades, the exponential growth trend in IC complexity known as 
Moore’s law is running out of steam, as shown in Figure 6.1. This is because the physical 
dimensions of transistors are approaching a fundamental limit, the size of an atom. In the 
“more than Moore” regime, the semiconductor industry needs to adopt novel technologies, 
employ new materials and physics to keep producing IC chips with improved transistor 
performance and more functionality. This work investigates the benefits of a CMOS 
performance booster “oxygen insertion” (OI) technology for improving advanced planar 
bulk-Si MOSFET and FinFET performances.  
 
 
Fig. 6.1. Selected predictions for the end of Moore’s law by semiconductor research experts 
(adapted from [1]). 
 
      The contributions of this dissertation can be summarized as follows:       
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      Chapter 2 covers a comprehensive analysis of current research work on OI 
technology. Through experiments and TCAD simulations, OI technology is validated to 
provide simultaneous e- and h+ mobility enhancement while providing for reduced gate 
leakage currents. This is attributed to the local “quantum-confinement” effects produced 
by the OI layers. In addition, OI technology is experimentally verified to favorably retard 
boron and phosphorus transient-enhanced diffusion (TED) effects and produce a dopant 
pile-up effect. The physical mechanisms behind the improved doping profile is retarded 
interstitial-driven diffusion in the presence of the OI layers. These findings suggest that 
OI technology is a promising candidate as an advanced MOSFET performance booster.  
Figure 6.2 shows that short-channel planar bulk MOSFET technology is 
predominantly used to produce semiconductor integrated circuits today. Leveraging the 
capability of OI technology to reduce TED effects, ultra-shallow doping junctions (USJ) 
suitable for the formation of p+/n and n+/p junctions are studied in Chapter 3. SIMS 
measurements reveal that OI layers are beneficial for reducing XJ by impeding the 
diffusion of Si interstitials, whereas neither a SiNx capping layer nor a low-temperature 
oxide (LTO) capping layer helps to reduce XJ. Through the fabrication of Rsh test 
structures, electrical measurements, and TCAD simulations, OI technology is 
demonstrated to mitigate the increase in Rsh with XJ scaling thanks to its capability to 
enhance dose retention during thermal anneals. It is also demonstrated, for the first time, 
that an LTO capping layer causes an unfavorable increase in Rsh due to lower dopant 
activation levels. OI technology is shown to alleviate this detrimental effect. Overall, OI 
technology is verified to facilitate low-resistivity USJ formation for advanced planar 
MOSFETs for reduced XJ and lower Rsh.  
 
Fig. 6.2. 2019 second-quarter revenue by technology nodes (source: Taiwanese 
Semiconductor Manufacturing Company [2]). 
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Chapter 4 extends the evaluation of OI technology to advanced FinFET technology, 
targeting 7/8 nm low power technology node. Variability-induced transistor performance 
variations limit manufacturing yields and degrade IC performance due to mismatch. To 
choose the best candidate for 7/8 nm node, three FinFET technologies are considered: (1) 
the conventional bulk-Si (control) FinFET technology with a heavily-doped fin channel 
doping profile, (2) the bulk-Si (SSR) FinFET technology with a super-steep retrograde fin 
channel doping profile achievable with OI technology, (3) the SOI FinFET technology. 
TCAD simulation results demonstrate that SSR FinFETs can achieve higher Ion/Ioff ratios 
and reduce the sensitivity of device performance to variations compared to control 
FinFETs. Then, 6T-SRAM bit cell performance and yield are estimated using a calibrated 
compact model. Leveraging the improved robustness against variability, both SSR 
FinFET and SOI FinFET technologies can reduce VDD,min by as much as 100 mV 
compared with the control FinFET technology. Due to the marginal improvement in 
mitigating transistor performance variations, SOI technology only provides for slightly 
smaller VDD,min for 1-2-2, and 1-3-3 bit cells, and same VDD,min for 1-1-1 bit cells. This 
study demonstrates that the SSR FinFET technology can be used as a cheaper alternative 
to the SOI FinFET technology for extending CMOS scaling beyond the 10-nm node. 
With the continued miniaturization of transistors, contact resistance (     ) of 
metal/semiconductor (M/S) contacts has become a dominant parasitic resistance (Rparasitic) 
component [3, 4], which can degrade transistor performance by lowering gm and   ,    due 
to reduced     (=      −     ). To overcome this challenge, it is desirable to fabricate M/S 
contacts that exhibit near-ideal ohmic contact behaviors [5-7].  
Chapter 5 studies the effects of OI technology and fluorine (F) implantation to 
reduce the Schottky barrier height (Φ  ) of a Pt/Ti/p-type Si metal-semiconductor (M/S) 
contact. Through fabrication of Schottky diodes, and electrical measurements, OI 
technology is demonstrated to be more effective than F for Φ   reduction, both before 
and after forming gas anneal (FGA). Secondary ion mass spectrometry (SIMS) and X-ray 
photoelectron spectroscopy (XPS) analyses were performed to gain insights into the 
mechanisms behind Φ   reduction. For unannealed samples, OI layers facilitate Ti-O and 
Si-O bond formation, which can enhance Ti 2p and Si 2p core energy level shifts. FGA 
can reduce Φ   by more than 50% (664 meV  330 meV) with the presence of OI layers, 
whereas FGA only reduces Φ   by 3.7% (563 meV  542 meV) with the presence of F. 
XPS analyses of Pt 4f7/2 core level reveal that the Pt diffusivity during FGA is critical to 
Pt silicidation phase. Because OI layers can suppress Pt diffusion more effectively than F, 
OI layers promote low-Φ   Pt monosilicide formation. It is found that the co-existence of 
OI layers and F almost block Pt diffusion completely and thus prevent Pt silicide 
formation. This indicates BF2 implantation shall be avoided in the presence of OI 
technology. Overall, OI technology is demonstrated to be a more effective candidate for 
reducing p-type contact resistance. 
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6.2 Future Directions 
 
Chapter 3 demonstrates that OI technology can suppress dopant diffusion and help 
retain dose during RTA treatment, facilitating low-resistivity ultra-shallow junction 
formations. It is worthwhile to experimentally verify the reduction in S/D parasitic 
resistances through the fabrication of short-channel planar bulk-Si MOSFETs. To 
augment the benefits of OI technology, it is desirable to optimize ion implantation 
parameters which have been fine-tuned for the baseline process.  
      With shrinking contact sizes, the MOSFET’s external resistance (REXT) has become 
a significant component in the MOSFET’s on-state resistance (RON). Much research is 
done to overcome this challenge in terms of (1) S/D epitaxial growth (2) contact/extension 
doping (3) middle of line (MOL) metallization [8]. Silicon germanium (SiGe) epitaxial S/D 
regions have been widely adopted to boost hole mobility for advanced pFETs [9, 10]. 
Incorporating partial oxygen monolayers into SiGe during epitaxy process may also help 
to achieve a higher level of dopant activation and improve dose retention during RTA 
treatments.  
      Chapter 4 demonstrates the benefits of SSR FinFETs achievable with OI technology 
for improved robustness against variations and higher Ion/Ioff ratios as compared with 
control FinFETs. Recent research shows that the diffusion of phosphorus atoms from the 
S/D epi into the fin channel region during spike RTA can degrade SCE [11]. Because the 
OI layers used for SSR fin doping profile formation are incorporated around the fin bottom, 
it is worthwhile and natural to utilize them as a dopant diffusion barrier layer to reduce 
phosphorus diffusion.  
      In Chapter 5, OI layers and F are verified experimentally to reduce Φ    of a 
Pt/Ti/p-type Si metal-semiconductor (M/S) contact. Recent research shows a trade-off 
exists between Φ   and the active boron (B) concentration of SiGe S/D epi for advanced 
p-type FinFETs. A higher Ge concentration can help reduce Φ   due to Fermi-level 
pinning near the valence band edge, but also reduces B solubility so the overall benefits 
diminish [8]. OI technology is promising to overcome this challenge by facilitating Ge-O 
bond formation, which may help achieve lower Φ   at the same active B concentration 
as for the baseline process. However, to prevent channel mobility degradation, the impacts 
of OI layers on strain at various Ge concentrations should be investigated simultaneously.  
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